Design and implementation of multi-channel high speed HDLC data processor

被引：0
|
作者：
Lu, YL [1 ]
Wang, ZG [1 ]
Qiao, LF [1 ]
Huang, B [1 ]
机构：
[1] Southeast Univ, Inst RF & OE ICs, Nanjing 210096, Peoples R China
来源：
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年
关键词：
HDLC; communication protocol; time-multiplex; FPGA;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents the design of a multi-channel high speed HDLC data processor that can processes 128 logic channel HDLC data simultaneously. Its logic function and communication protocol coherence has been verified successfully by a real-time operation system-VxWorks through FPGA. In the system, this multi-channel HDLC processor connects with 8 E1 physical links, and all 128 logic channel data separated from 256 timeslots of 8 E1 frames are processed by this single HDLC processor by using time multiplex technology. Compared with other communication chips of the similar type, this circuit structure takes more advantages in chip resources' taking up and channel management.
引用
收藏
页码：1471 / 1475
页数：5
相关论文
共 50 条
  • [1] Design of a multi-channel high speed FIFO applied to HDLC processor based on PCI bus
    Huang, B
    Wang, ZG
    Qiao, LF
    Lu, YL
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1476 - 1480
  • [2] Design and Implementation of a High-Speed Multi-Channel Data Acquisition System
    黄默
    龙腾
    Journal of Beijing Institute of Technology(English Edition), 2006, (03) : 323 - 326
  • [3] Design and Implementation of a Multi-channel HDLC Protocol Controller based on FPGA
    Gu Yonghong
    Huang Wei
    Yang Qiaoli
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 6840 - 6845
  • [4] FPGA implementation of a multi-channel HDLC protocol transceiver
    Gao, ZB
    Liu, JF
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1300 - 1302
  • [5] Design of Multi-channel High Speed Sampling Data Transmission and Reception
    Yang Mingfei
    Yuan Guoping
    PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2017, : 2390 - 2393
  • [6] High speed multi-channel data acquisition chip
    Singh, Jugdutt
    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 401 - 404
  • [7] Design of a high speed multi-channel data acquisition system with wide dynamic range
    Bie, HX
    Lin, J
    Lin, KY
    ICEMI'99: FOURTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 1999, : 729 - 732
  • [8] Design of high-speed multi-channel data collecting system based on FPGA
    Zhu, Zhi-Ping
    Zhang, Ying
    Xiao, Ling-Lu
    Qin, Yu-Wei
    DESIGN, MANUFACTURING AND MECHATRONICS (ICDMM 2015), 2016, : 490 - 495
  • [9] Design of High Speed Multi-Channel Arbitrary Waveform Generator
    Yang X.
    Wang H.-J.
    Liu K.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2018, 47 (01): : 51 - 59
  • [10] Multi-channel data high speed acquisition and processing system
    Ni, Q.Z.
    Tang, J.J.
    Zhao, Z.H.
    Hedianzixue Yu Tance Jishu/Nuclear Electronics & Detection Technology, 2001, 21 (02):
12345