A 7.9-14.3GHz-243.3dB FoMT Sub-Sampling PLL with Transformer-Based Dual-Mode VCO in 40nm CMOS

被引：0
|
作者：
Wang, Yizhuo [1 ]
Zou, Tenghao [1 ]
Chen, Bowen [1 ]
Ji, Shujiang [1 ]
Zhang, Chao [1 ]
Yan, Na [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai, Peoples R China
来源：
IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021) | 2021年
基金：
中国国家自然科学基金;
关键词：
NOISE;
D O I：
10.1109/A-SSCC53895.2021.9634839
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：3
相关论文
共 26 条
  • [21] 38/60-GHz Dual-Frequency 3-Stage Transformer-Based Differential Inductor-Peaked Rectifier in 40-nm CMOS Technology
    Fang, Yun
    Hueber, Gernot
    Gao, Hao
    IEEE Solid-State Circuits Letters, 2021, 4 : 174 - 177
  • [22] A 9 to 12.1 GHz Sub-Sampling ADPLL based on a Stochastic Flash TDC and a DCO with a "Folded" Common-Mode Resonator Exhibiting less than 90fs Jitter and a peak FoMj of-248 dB in 16nm FinFet CMOS
    Levinger, R.
    Shumaker, E.
    Farber, A.
    Bershansky, S.
    Geron, N.
    Degani, O.
    Ravi, A.
    Banin, R.
    Banin, E.
    Kadry, J.
    Horovitz, G.
    2020 50TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2020, : 1190 - 1193
  • [23] A 9 to 12.1GHz Sub-Sampling ADPLL Based on a Stochastic Flash TDC and a DCO with a "Folded" Common-Mode Resonator Exhibiting Less Than 90fs Jitter and a Peak FoMj of-248dB in 16nm FinFet CMOS
    Levinger, R.
    Shumaker, E.
    Farber, A.
    Bershansky, S.
    Geron, N.
    Degani, O.
    Ravi, A.
    Banin, R.
    Banin, E.
    Kadry, J.
    Horovitz, G.
    EURAD 2020 THE 17TH EUROPEAN RADAR CONFERENCE, 2021,
  • [24] A 9 to 12.1GHz Sub-Sampling ADPLL Based on a Stochastic Flash TDC and a DCO with a "Folded" Common-Mode Resonator Exhibiting Less Than 90fs Jitter and a Peak FoMj of-248dB in 16nm FinFet CMOS
    Levinger, R.
    Shumaker, E.
    Farber, A.
    Bershansky, S.
    Geron, N.
    Degani, O.
    Ravi, A.
    Banin, R.
    Banin, E.
    Kadry, J.
    Horovitz, G.
    2020 50TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2020,
  • [25] A 9 to 12.1GHz Sub-Sampling ADPLL Based on a Stochastic Flash TDC and a DCO with a "Folded" Common-Mode Resonator Exhibiting Less Than 90fs Jitter and a Peak FoMj of-248dB in 16nm FinFet CMOS
    Levinger, R.
    Shumaker, E.
    Farber, A.
    Bershansky, S.
    Geron, N.
    Degani, O.
    Ravi, A.
    Banin, R.
    Banin, E.
    Kadry, J.
    Horovitz, G.
    EURAD 2020 THE 17TH EUROPEAN RADAR CONFERENCE, 2021,
  • [26] A 9 to 12.1GHz Sub-Sampling ADPLL Based on a Stochastic Flash TDC and a DCO with a "Folded" Common-Mode Resonator Exhibiting Less Than 90fs Jitter and a Peak FoMj of-248dB in 16nm FinFet CMOS
    Levinger, R.
    Shumaker, E.
    Farber, A.
    Bershansky, S.
    Geron, N.
    Degani, O.
    Ravi, A.
    Banin, R.
    Banin, E.
    Kadry, J.
    Horovitz, G.
    2020 50TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2020,
123