REALIZATION OF SILICON CARBIDE MIS CAPACITORS WITH HIGH-K AND HIGH-K STACK DIELECTRIC

被引:0
|
作者
Papanasam, E. [1 ]
Kailath, Binsu J. [1 ]
机构
[1] Indian Inst Informat Technol Design & Mfg IIITD&M, Madras, Tamil Nadu, India
关键词
SiC; MIS; high-K; EOT; Sprocess; Sdevice;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon carbide MIS capacitors with high dielectric constant material and its stack has been designed and characterized using TCAD Sentaurus tools. Interface dipole theory on metal-dielectric interface has been used to determine the work function of gate metal on different dielectric materials. It has been found that in single dielectric with high-K material Si3N4 exhibit better electrical characteristics with fixed oxide charges and interface state density of -3.06 x 10(12) / cm(2) and 2.9 x 10(12) / cm(2) eV respectively. In high-K stack dielectric, extracted fixed oxide charges is found to be lowest in Si3N4-SiO2 stack while HfO2-SiO2 stack exhibit lowest interface state density of 3.0 x 10(12) / cm(2) eV. Gate current density of stack dielectric at high electric field is compared with SiO2 and is found to be lowest in ZrO2-SiO2 stack dielectric.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Silicon nanowire NVM with high-k gate dielectric stack
    Zhu, Xiaoxiao
    Gu, D.
    Li, Qiliang
    Ioannou, D. E.
    Baumgart, H.
    Suehle, J. S.
    Richter, C. A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1957 - 1960
  • [2] High-K dielectric materials for DRAM capacitors
    Kotecki, David E.
    Semiconductor International, 1996, 19 (12):
  • [3] On the capacitance of metal/high-k dielectric material stack/silicon structures
    Jiang, J
    Awadelkarim, OO
    Lee, DO
    Roman, P
    Ruzyllo, J
    SOLID-STATE ELECTRONICS, 2002, 46 (11) : 1991 - 1995
  • [4] Integration of high-K dielectric thin films and hetero-structures in MIS capacitors
    Majhi, P
    Peters, WCM
    van Marwijk, L
    Murphy, M
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 195 - 198
  • [5] PLD of high-k dielectric films on silicon
    Ratzke, M
    Kappa, M
    Wolfframm, D
    Kouteva-Arguirova, S
    Reif, J
    FIFTH INTERNATIONAL SYMPOSIUM ON LASER PRECISION MICROFABRICATION, 2004, 5662 : 406 - 411
  • [6] Suppression of interfacial layer in high-K gate stack with crystalline high-K dielectric and AlN buffer layer structure
    Wang, Wei-Cheng
    Tsai, Meng-Chen
    Lin, Yi-Ping
    Tsai, Yi-Jen
    Lin, Hsin-Chih
    Chen, Miin-Jang
    MATERIALS CHEMISTRY AND PHYSICS, 2016, 184 : 291 - 297
  • [7] ON HIGH-K DIELECTRIC CAVITIES
    SCHLICKE, HM
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (02): : 224 - 224
  • [8] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    Journal of Applied Physics, 2006, 100 (05):
  • [9] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (05)
  • [10] Interdiffusion studies of high-k gate dielectric stack constituents
    Sivasubramiani, P
    Quevedo-Lopez, MA
    Lee, TH
    Kim, MJ
    Gnade, BE
    Wallace, RM
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 135 - +