REALIZATION OF SILICON CARBIDE MIS CAPACITORS WITH HIGH-K AND HIGH-K STACK DIELECTRIC

被引:0
|
作者
Papanasam, E. [1 ]
Kailath, Binsu J. [1 ]
机构
[1] Indian Inst Informat Technol Design & Mfg IIITD&M, Madras, Tamil Nadu, India
关键词
SiC; MIS; high-K; EOT; Sprocess; Sdevice;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon carbide MIS capacitors with high dielectric constant material and its stack has been designed and characterized using TCAD Sentaurus tools. Interface dipole theory on metal-dielectric interface has been used to determine the work function of gate metal on different dielectric materials. It has been found that in single dielectric with high-K material Si3N4 exhibit better electrical characteristics with fixed oxide charges and interface state density of -3.06 x 10(12) / cm(2) and 2.9 x 10(12) / cm(2) eV respectively. In high-K stack dielectric, extracted fixed oxide charges is found to be lowest in Si3N4-SiO2 stack while HfO2-SiO2 stack exhibit lowest interface state density of 3.0 x 10(12) / cm(2) eV. Gate current density of stack dielectric at high electric field is compared with SiO2 and is found to be lowest in ZrO2-SiO2 stack dielectric.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] CMOS integration issues with high-k gate stack
    Kwong, DL
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 17 - 20
  • [32] EFFECT OF FREQUENCY ON RELIABILITY OF High-K MIM CAPACITORS
    Federspiel, X.
    Griffon, A.
    Barlas, M.
    Lamontagne, P.
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [33] Sputter rate variations in silicon under high-k dielectric films
    Bennett, J
    Beebe, M
    Sparks, C
    Gondran, C
    Vandervorst, W
    APPLIED SURFACE SCIENCE, 2004, 231 : 565 - 568
  • [34] Atomic layer deposited high-k nanolaminate capacitors
    Smith, S. W.
    McAuliffe, K. G.
    Conley, J. F., Jr.
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1076 - 1082
  • [35] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
    Yew, K. S.
    Ang, D. S.
    Tang, L. J.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
  • [36] Modeling the voltage nonlinearity of high-k MIM capacitors
    Kannadassan, D.
    Karthik, R.
    Baghini, Maryam Shojaei
    Mallick, P. S.
    SOLID-STATE ELECTRONICS, 2014, 91 : 112 - 117
  • [37] UV activated surface preparation of silicon for high-k dielectric deposition
    Finstad, CC
    Muscat, AJ
    ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 7 - 10
  • [38] Advanced nanoanalysis of high-k dielectric stacks
    MacKenzie, M.
    Craven, A. J.
    McComb, D. W.
    De Gendt, S.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (09) : F215 - F218
  • [39] Development of high-k gate dielectric materials
    Wu De-Qi
    Zhao Hong-Sheng
    Yao Jin-Cheng
    Zhang Dong-Yan
    Chang Ai-Min
    JOURNAL OF INORGANIC MATERIALS, 2008, 23 (05) : 865 - 871
  • [40] Performance Enhancement of Cntfets with High-K Dielectric
    Djamil, Rechem
    Salima, Benkara
    Kheireddine, Lamamra
    ADVANCED MATERIALS RESEARCH III, 2013, 685 : 340 - +