High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation

被引：13

作者：

He, Wen-Quan ^{[1
,2
]}

Chen, Yuan-Ho ^{[3
]}

Jou, Shyh-Jye ^{[1
,2
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan

[3] Chang Gung Univ, Dept Elect Engn, Taoyuan 333, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2015年 / 62卷 / 08期

关键词：

Booth encoder; dynamic error-compensation; fixed-width multiplier; mathematical probable model; LOW-ERROR; DCT APPLICATIONS; ESTIMATION BIAS; COMPENSATION; CIRCUITS;

D O I：

10.1109/TCSI.2015.2440731

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study developed a high accuracy dynamic error-compensation circuit for fixed-width Booth multipliers based on probability and computer simulation (PACS). PACS begins by generating several potential solutions based on both conditional and expected probability, whereupon the accuracy of the solutions is verified using computer simulation and the solution with the highest accuracy is selected. In addition to being highly accurate, the proposed PACS approach is area-effective. This study used the TSMC 0.18-mu m CMOS to fabricate a 16-bit Booth multiplier with an operating frequency of 100 MHz and power consumption of 6.7 mW.

引用

页码：2052 / 2061

页数：10

共 50 条

[21] Simple and hardware-efficient row-based direct-mapping estimators in fixed-width modified Booth multipliers
Li, Chung-Yi
Chen, Yuan-Ho
Lai, Lu-An
Ye, Wen-Chi
Yang, Jun
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (04) : 909 - 920
[22] Design of Fixed-Width Multipliers With Linear Compensation Function
Petra, Nicola
De Caro, Davide
Garofalo, Valeria
Napoli, Ettore
Strollo, Antonio Giuseppe Maria
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) : 947 - 960
[23] A Probabilistic Prediction-Based Fixed-Width Booth Multiplier for Approximate Computing
He, Yajuan
Yi, Xilin
Zhang, Ziji
Ma, Bin
Li, Qiang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4794 - 4803
[24] Error bound reduction for fixed-width modified booth multiplier
Cho, KJ
Lee, SM
Park, SH
Chung, JG
CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 508 - 512
[25] Fixed-Width Modified Booth Multiplier Design Based on Error Bound Analysis
Cho, Kyung-Ju
Chung, Jin-Gyun
Kim, Hwan-Yong
Kim, Gwang-Jun
Kim, Dae-Ik
Kim, Yong-Kab
MULTIMEDIA, COMPUTER GRAPHICS AND BROADCASTING, PT II, 2011, 263 : 248 - 256
[26] Low-power fixed-width array multipliers
Wang, JS
Kuo, CN
Yang, TH
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 307 - 312
[27] Design of testable multipliers for fixed-width data paths
Mukherjee, N
Rajski, J
Tyszer, J
IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (07) : 795 - 810
[28] Fixed-width multi-level recursive multipliers
Biswas, Kevin
Wu, Huapeng
Ahmadi, Majid
2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 935 - +
[29] Dual-tree error compensation for high performance fixed-width multipliers
Strollo, AGM
Petra, N
De Caro, D
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (08) : 501 - 507
[30] An Accuracy-Improved Fixed-Width Booth Multiplier Enabling Bit-Width Adaptive Truncation Error Compensation
Tang, Song-Nien
Liao, Jen-Chien
Chiu, Chen-Kai
Ku, Pei-Tong
Chen, Yen-Shuo
ELECTRONICS, 2021, 10 (20)

← 1 2 3 4 5 →