LETAM: A low energy truncation-based approximate multiplier

被引:32
|
作者
Vahdat, Shaghayegh [1 ]
Kamal, Mehdi [1 ,2 ]
Afzali-Kusha, Ali [1 ]
Pedram, Massoud [3 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran
[2] Inst Res Fundamental Sci, Sch Comp Sci, Tehran, Iran
[3] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
基金
美国国家科学基金会;
关键词
Approximate multiplier; Truncating; Low power; Energy efficient; JPEG encoder; BINARY LOGARITHMS;
D O I
10.1016/j.compeleceng.2017.08.019
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose an energy efficient approximate multiplier design obtained by truncating the input operands. In the structure, the n-bit multiplication operation is transformed to a smaller bit length multiplication plus some add and shift operations. The simple calculation core makes the multiplier a scalable yet low power structure. Also, we suggest an output quality-tunable multiplier providing ability to change the output quality during the multiplication operation. The characteristics of the proposed multiplier are compared with those of the exact and some other approximate multipliers in a 45 nm technology. The comparison reveals an average improvement of 89.2% (74.9%) in terms of the energy (area) compared to that of the exact multiplier. The utility of the proposed multiplier in a JPEG encoder application is also investigated. The results reveal that the Peak Signal to Noise Ratio (PSNR) reduction is at most 0.15 dB compared to that of the exact one. (C) 2017 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1 / 17
页数:17
相关论文
共 50 条
  • [41] Design and analysis of a low-cost approximate adder with OR and zero truncation
    Seo H.
    Lee J.
    Lee D.
    Kim B.
    Kim Y.
    IEIE Transactions on Smart Processing and Computing, 2021, 10 (04): : 309 - 314
  • [42] Energy-Efficient Approximate Multiplier Design With Lesser Error Rate Using the Probability-Based Approximate 4:2 Compressor
    Krishna, L. Hemanth
    Sk, Ayesha
    Rao, J. Bhaskara
    Veeramachaneni, Sreehari
    Sk, Noor Mahammad
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (02) : 134 - 137
  • [43] A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits
    Wu, Ying
    Chen, Chuangtao
    Xiao, Weihua
    Wang, Xuan
    Wen, Chenyi
    Han, Jie
    Yin, Xunzhao
    Qian, WeiKang
    Zhuo, Cheng
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (01)
  • [44] Energy Efficient Approximate Multiplier Design for Image/Video Processing Applications
    Krishna, L. Hemanth
    Rao, J. Bhaskara
    Ayesha, Sk
    Veeramachaneni, Sreehari
    Mahammad, Sk Noor
    2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 210 - 215
  • [45] Energy Efficient Compact Approximate Multiplier for Error-Resilient Applications
    Sadeghi, Ayoub
    Rasheedi, Rami
    Partin-Vaisband, Inna
    Pal, Debjit
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (12) : 4989 - 4993
  • [46] Low power, high speed approximate multiplier for error resilient applications
    Skandha Deepsita, S.
    Noor Mahammad, S.K.
    Integration, 2022, 84 : 37 - 46
  • [47] An efficient implementation of low-power approximate compressor-based multiplier for cognitive communication systems
    Sundhari, Meenaakshi R. P.
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2022, 35 (02)
  • [48] Low power, high speed approximate multiplier for error resilient applications
    Deepsita, Skandha S.
    Sk, Noor Mahammad
    INTEGRATION-THE VLSI JOURNAL, 2022, 84 : 37 - 46
  • [49] Design and Analysis of Low Power Approximate Multiplier Using Novel Compressor
    Thakur G.
    Sohal H.
    Jain S.
    SN Computer Science, 5 (5)
  • [50] Low Power Multiplier Using Approximate Adder for Error Tolerant Applications
    Hemanth, C.
    Sangeetha, R. G.
    Kademani, Sagar
    Shahbaz Ali, Meer
    IETE JOURNAL OF RESEARCH, 2025, 71 (01) : 292 - 302