FICO: A fast instruction cache optimizer

被引：0
|
作者：
Garatti, M
机构：
来源：
SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS | 2003年 / 2826卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper shows the results obtained by FICO, a tool aimed at reducing instruction cache conflict misses. FICO reorders functions without requiring any program execution to gather profiling information. The control flow graph annotated with estimated execution frequencies is the actual input of the algorithm. The tool has been implemented as a post linking phase in a newly developed state-of-the-art commercial-quality compiler codesigned by STMicroelectronics and Hewlett-Packard for their embedded processor family LX. Experimental results show that FICO can provide a speed-up of about 8% on embedded applications.
引用
收藏
页码：388 / 402
页数：15
相关论文
共 50 条
  • [1] Parallelization of the FICO Xpress-Optimizer
    Berthold, Timo
    Farmer, James
    Heinz, Stefan
    Perregaard, Michael
    MATHEMATICAL SOFTWARE, ICMS 2016, 2016, 9725 : 251 - 258
  • [2] Parallelization of the FICO Xpress-Optimizer
    Berthold, Timo
    Farmer, James
    Heinz, Stefan
    Perregaard, Michael
    OPTIMIZATION METHODS & SOFTWARE, 2018, 33 (03): : 518 - 529
  • [3] TECHNIQUES FOR FAST INSTRUCTION CACHE PERFORMANCE EVALUATION
    WHALLEY, DB
    SOFTWARE-PRACTICE & EXPERIENCE, 1993, 23 (01): : 95 - 118
  • [4] A large, fast instruction window for tolerating cache misses
    Lebeck, AR
    Koppanalil, J
    Li, T
    Patwardhan, J
    Rotenberg, E
    29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 59 - 70
  • [5] Fast Instruction Cache Simulation is Trickier than You Think
    Badaroux, Marie
    Dumas, Julie
    Petrot, Frederic
    PROCEEDINGS OF SYSTEM ENGINEERING FOR CONSTRAINED EMBEDDED SYSTEMS, DRONESE AND RAPIDO 2023, 2023, : 48 - 53
  • [6] Fast instruction cache simulation for hardware/software co-design
    Lajolo, M
    Lavagno, L
    Sangiovanni-Vincentelli, A
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (11): : 2475 - 2484
  • [7] Fast Way-Prediction Instruction Cache For Energy Efficiency and High Performance
    Xu, Cuiping
    Zhang, Ge
    Hao, Shouqing
    NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 235 - +
  • [8] Fast instruction cache simulation strategies in a hardware/software co-design environment
    Lajolo, M
    Lavagno, L
    Sangiovanni-Vincentelli, A
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 347 - 350
  • [9] Instruction trace compression for rapid instruction cache, simulation
    Janapsatya, Andhi
    Ignjatovic, Aleksandar
    Parameswaran, Sri
    Henkel, Joerg
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 803 - +
  • [10] ParaXpress: an experimental extension of the FICO Xpress-Optimizer to solve hard MIPs on supercomputers
    Shinano, Yuji
    Berthold, Timo
    Heinz, Stefan
    OPTIMIZATION METHODS & SOFTWARE, 2018, 33 (03): : 530 - 539
12345