Two-bit/cell characteristics of silicon-oxide-nitride-oxide-silicon flash memory devices with recessed channel structure

被引:2
|
作者
Han, Kyoung-Rok [1 ]
Lee, Jong-Ho [1 ]
机构
[1] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu 702701, South Korea
关键词
2-bit/cell; V(th) margin; recessed channel; SONOS; channel hot electron (CHE); band-to-band hot-hole injection (BtBHHI);
D O I
10.1143/JJAP.47.2687
中图分类号
O59 [应用物理学];
学科分类号
摘要
We proposed a device structure for novel 2-bit/cell silicon-oxide-nitride-oxide-silicon (SONOS) flash memory and characterized the device for sub-50 nm non-volatile memory (NVM) technology. The proposed memory cell has a nitride layer formed on the surface of the recessed channel reuion for a charge storage node. The threshold voltage window of similar to 3 V was achieved by hot carrier injection under a V(GS) of 5 V and a V(DS) of 3.5 V for programming. It was shown that counter channel doping near the bottom of the recessed channel is very important and can improve the V(th) margin for 2-bit/cell operation by similar to 4 times. By controlling doping profiles of the p-type channel doping and the n-type counter channel doping in the recessed channel region, we could obtain the V(th), margin more than similar to 2 V. Moreover, for a bit-programmed cell, reasonable bit-erasing characteristics were also shown.
引用
收藏
页码:2687 / 2691
页数:5
相关论文
共 50 条
  • [41] Design of unique four-bit/cell polycrystalline silicon-oxide-silicon nitride-oxide-silicon devices utilizing vertical channel of silicon pillar
    Mun, Kyung Sik
    Kim, Jae-Ho
    Kim, Tae Whan
    Kwack, Kae Dal
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (11): : 7237 - 7240
  • [42] Two-bit lanthanum oxide trapping layer nonvolatile flash memory
    Lin, Yu-Hsien
    Chien, Chao-Hsin
    Yang, Tsung-Yuan
    Lei, Tan-Fu
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (07) : H619 - H622
  • [43] Dependence of Electrical Characteristics on the Depth of the Recess Region in the Scaled Tantalum Nitride-Aluminum Oxide-Silicon Nitride-Silicon Oxide-Silicon Flash Memory Devices
    Jang, Sang Hyun
    Jin, Jun
    Kim, Kyoung Won
    Kim, Hyun Woo
    You, Joo Hyung
    Lee, Keun Woo
    Kim, Tae Whan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (12)
  • [44] Two-bit effect of trigate nanowires polycrystalline silicon thin-film-transistor nonvolatile memory with oxide/nitride/oxide gate dielectrics
    Wu, Yung-Chun
    Hung, Min-Feng
    Chang, Chin-Wei
    Su, Po-Wen
    APPLIED PHYSICS LETTERS, 2008, 92 (16)
  • [45] Characteristics of silicon implanted trap memory in oxide-nitride-oxide structure
    Kalkur, TS
    Peachey, N
    Moss, T
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 203 - 208
  • [46] Study Trapped Charge Distribution in P-Channel Silicon-Oxide-Nitride-Oxide-Silicon Memory Device Using Dynamic Programming Scheme
    Li, Fu-Hai
    Chiu, Yung-Yueh
    Lee, Yen-Hui
    Chang, Ru-Wei
    Yang, Bo-Jun
    Sun, Wein-Town
    Lee, Eric
    Kuo, Chao-Wei
    Shirota, Riichiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [47] Retention mechanism of localized silicon-oxide-nitride-oxide-silicon embedded NOR device
    Hyun, JaeWoong
    Jeong, YounSeok
    Chae, HeeSoon
    Seo, Sunae
    Kim, JinHee
    Um, MyungYoon
    Lee, ByoungJin
    Kim, KiChul
    Cho, InWook
    Bae, GeumJong
    Lee, NaeIn
    Kim, ChungWoo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (37-41): : L998 - L1000
  • [48] 70 nm silicon-oxide-nitride-oxide-silicon nonvolatile memory devices using Fowler-Nordheim programming and hot hole erase method
    Chae, S
    Lee, C
    Kim, J
    Sung, SK
    Sim, J
    Kim, M
    Yoon, S
    Jeong, Y
    Ryu, W
    Kim, T
    Park, BG
    Lee, JW
    Kim, C
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (4B): : 2207 - 2210
  • [49] Retention mechanism of localized silicon-oxide-nitride-oxide-silicon embedded NOR device
    Hyun, JaeWoong
    Jeong, YounSeok
    Chae, HeeSoon
    Seo, Sunae
    Kim, JinHee
    Um, MyungYoon
    Lee, ByoungJin
    Kim, KiChul
    Cho, InWook
    Bae, GeumJong
    Lee, NaeIn
    Kim, ChungWoo
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (37-41):
  • [50] Retention reliability improvement of silicon-oxide-nitride-oxide-silicon nonvolatile memory with N2O oxidation tunnel oxide
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Tsai, Tzung-Kuen
    Liao, Chien-Wei
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (10A): : 6463 - 6468