Study Trapped Charge Distribution in P-Channel Silicon-Oxide-Nitride-Oxide-Silicon Memory Device Using Dynamic Programming Scheme

被引:0
|
作者
Li, Fu-Hai [1 ]
Chiu, Yung-Yueh [1 ]
Lee, Yen-Hui [1 ]
Chang, Ru-Wei [1 ]
Yang, Bo-Jun [1 ]
Sun, Wein-Town [3 ]
Lee, Eric [3 ]
Kuo, Chao-Wei [3 ]
Shirota, Riichiro [1 ,2 ]
机构
[1] Natl Chiao Tung Univ, Inst Commun Engn, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu 300, Taiwan
[3] eMemory Technol Inc, SONOS Technol Res Program, Hsinchu 302, Taiwan
关键词
HOT-ELECTRON INJECTION; SUBTHRESHOLD SLOPE; NROM; MODEL;
D O I
10.7567/JJAP.52.04CD01
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this study, we precisely investigate the charge distribution in SiN layer by dynamic programming of channel hot hole induced hot electron injection (CHHIHE) in p-channel silicon-oxide-nitride-oxide-silicon (SONOS) memory device. In the dynamic programming scheme, gate voltage is increased as a staircase with fixed step amplitude, which can prohibits the injection of holes in SiN layer. Three-dimensional device simulation is calibrated and is compared with the measured programming characteristics. It is found, for the first time, that the hot electron injection point quickly traverses from drain to source side synchronizing to the expansion of charged area in SiN layer. As a result, the injected charges quickly spread over on the almost whole channel area uniformly during a short programming period, which will afford large tolerance against lateral trapped charge diffusion by baking. (C) 2013 The Japan Society of Applied Physics
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Distribution and impact of local trapped charges in silicon-oxide-nitride-oxide-silicon (SONOS) memory
    Sun, L
    Pan, LY
    Zeng, Y
    Pang, HQ
    Wang, JM
    Zhang, ZJ
    Li, XY
    Zhu, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2710 - 2714
  • [2] Extraction of energy distribution of nitride traps using charge pumping method in silicon-oxide-nitride-oxide-silicon flash memory
    Department of Electronics Engineering, Chungnam National University, Yusong-gu, Daejeon 305-764, Korea, Republic of
    不详
    Jpn. J. Appl. Phys., 4 PART 2
  • [3] Extraction of Energy Distribution of Nitride Traps Using Charge Pumping Method in Silicon-Oxide-Nitride-Oxide-Silicon Flash Memory
    Choi, Won-Ho
    Park, Sung-Soo
    Choi, Kwang-Il
    Nam, Dong-Ho
    Kwon, Hyuk-Min
    Han, In-Shik
    Park, Byung-Seok
    Om, Jae-Chul
    Lee, Seaung-Suk
    Joo, Han-Soo
    Lee, Hi-Deok
    Lee, Ga-Won
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
  • [4] Fabrication and characteristics of P-channel silicon-oxide-nitride-oxide-silicon flash memory device based on bulk fin shaped field effect transistor structure
    Cho, Il Hwan
    Park, Tai-Su
    Choe, Jeong Dong
    Cho, Hye Jin
    Park, Donggun
    Shin, Hyungcheol
    Park, Byung-Gook
    Lee, Jong Duk
    Lee, Jong-Ho
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (03): : 1266 - 1270
  • [5] Process effect analysis on nitride trap distribution in silicon-oxide-nitride-oxide-silicon flash memory based on charge retention model
    Song, Yumin
    Jeong, Jun-Kyo
    Yang, Seung-Dong
    Park, Deok-Min
    Kang, Yun-mi
    Lee, Ga-Won
    MATERIALS EXPRESS, 2021, 11 (09) : 1615 - 1618
  • [6] Charge decay characteristics of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures and extraction of the nitride trap density distribution
    Kim, TH
    Sim, JS
    Lee, JD
    Shim, HC
    Park, BG
    APPLIED PHYSICS LETTERS, 2004, 85 (04) : 660 - 662
  • [7] Retention mechanism of localized silicon-oxide-nitride-oxide-silicon embedded NOR device
    Hyun, JaeWoong
    Jeong, YounSeok
    Chae, HeeSoon
    Seo, Sunae
    Kim, JinHee
    Um, MyungYoon
    Lee, ByoungJin
    Kim, KiChul
    Cho, InWook
    Bae, GeumJong
    Lee, NaeIn
    Kim, ChungWoo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (37-41): : L998 - L1000
  • [8] Retention mechanism of localized silicon-oxide-nitride-oxide-silicon embedded NOR device
    Hyun, JaeWoong
    Jeong, YounSeok
    Chae, HeeSoon
    Seo, Sunae
    Kim, JinHee
    Um, MyungYoon
    Lee, ByoungJin
    Kim, KiChul
    Cho, InWook
    Bae, GeumJong
    Lee, NaeIn
    Kim, ChungWoo
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (37-41):
  • [9] Deposition-temperature effect on nitride trapping layer of silicon-oxide-nitride-oxide-silicon memory
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Wu, Cheng-Yen
    Wang, Je-Chuang
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (5A): : 2827 - 2830
  • [10] Deposition-temperature effect on nitride trapping layer of silicon-oxide-nitride-oxide-silicon memory
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Wu, Cheng-Yen
    Wang, Je-Chuang
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (5 A): : 2827 - 2830