Spin-dependent trap-assisted tunneling current in ultra-thin gate dielectrics

被引:8
|
作者
Miura, Y [1 ]
Fujieda, S [1 ]
机构
[1] NEC Corp Ltd, Syst Devices & Fundamental Res, Silicon Syst Res Labs, Tsukuba, Ibaraki 3058501, Japan
关键词
gate dielectrics; leakage current; silicon nitride; trap-assisted current; electron spin resonance; spin-dependent tunneling;
D O I
10.1143/JJAP.40.2840
中图分类号
O59 [应用物理学];
学科分类号
摘要
We have characterized the leak-age current paths of ultra-thin gate dielectrics using spin-dependent tunneling (SDT) spectroscopy. A spin-dependent current was detected in metal-oxide-semiconductor diodes with chemical-vapor-deposition SiN gate films with thickness less than 3 run. We examined the nature of the trap sites in terms of g-value, bias-dependent signal intensity, and magnetic-field orientation dependence. The main feature of the observed spectrum is attributed to a paramagnetic Si site in the SiN films. By using a quantitative model of electron spin-polarization, we were able to estimate the ratio of trap-assisted current to the total leak-age current.
引用
收藏
页码:2840 / 2843
页数:4
相关论文
共 50 条
  • [31] Gate leakage current of NMOSFET with ultra-thin gate oxide
    胡仕刚
    吴笑峰
    席在芳
    Journal of Central South University, 2012, 19 (11) : 3105 - 3109
  • [32] Gate leakage current of NMOSFET with ultra-thin gate oxide
    Hu Shi-gang
    Wu Xiao-feng
    Xi Zai-fang
    JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2012, 19 (11) : 3105 - 3109
  • [33] Ultra-thin gate dielectrics prepared by low-temperature remote plasma-assisted oxidation
    Niimi, H
    Koh, K
    Lucovsky, G
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1997, 127 : 364 - 368
  • [34] Fabrication and properties of ultra-thin PVP gate dielectrics films by solvent-vapor-assisted process
    Leng, Hua-Xing
    Zhang, Ling-Long
    Teng, Zhi-Gang
    Zhong, Chuan-Jie
    Gongneng Cailiao/Journal of Functional Materials, 2014, 45 (13): : 13140 - 13143
  • [35] Influence of direct-tunneling gate current on negative bias temperature instability in ultra-thin gate oxides
    Mitani, Y
    Satake, H
    2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 143 - 146
  • [36] Ultra-thin gate dielectrics prepared by low-temperature remote plasma-assisted oxidation
    Niimi, H.
    Koh, K.
    Lucovsky, G.
    Nuclear Instruments and Methods in Physics Research, Section B: Beam Interactions with Materials and Atoms, 1997, 127-128 : 364 - 368
  • [37] Closed-form partitioned gate tunneling current model for NMOS devices with an ultra-thin gate oxide
    Lin, C. H.
    Kuo, J. B.
    SOLID-STATE ELECTRONICS, 2009, 53 (11) : 1191 - 1197
  • [38] Evaluation of ultra-thin gate stack dielectrics for 0.1 μm PMOSFETs
    Srivastava, A
    Osburn, CM
    Yee, KF
    Heinisch, HH
    Vogel, EM
    Ahmed, KZ
    Wang, Z
    Min, K
    Timberlake, B
    Parker, C
    Wortman, JJ
    Hauser, JR
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 81 - 88
  • [39] Electrical characterization of ultra-thin oxides and high K gate dielectrics
    Hillard, RJ
    Howland, WH
    Mazur, RG
    Hobbs, CC
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 105 - 112
  • [40] Ultra-thin oxynitride gate dielectrics for 0.18 μm CMOS and beyond
    Takayanagi, Mariko
    Toyoshima, Yoshiaki
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999,