HIGH-SPEED METAL-FILLING OF THROUGH-SILICON VIAS (TSVs) BY PARALLELIZED MAGNETIC ASSEMBLY OF MICRO-WIRES

被引:0
|
作者
Bleiker, Simon J. [1 ]
Fischer, Andreas C. [1 ,2 ]
Niklaus, Frank [1 ]
机构
[1] KTH Royal Inst Technol, Stockholm, Sweden
[2] Karlsruhe Inst Technol, Karlsruhe, Germany
关键词
HIGH-FREQUENCY APPLICATION; HIGH-ASPECT-RATIO;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work reports a parallelized magnetic assembly method for scalable and cost-effective through-silicon via (TSV) fabrication. Our fabrication approach achieves high throughput by utilizing multiple magnets below the substrate to assemble TSV structures on many dies in parallel. Experimental results show simultaneous filling of four arrays of TSVs on a single substrate, with 100 via-holes each, in less than 20 seconds. We demonstrate that increasing the degree of parallelization by employing more assembly magnets below the substrate has no negative effect on the TSV filling speed or yield, thus enabling scaled-up TSV fabrication on full wafer-level. This method shows potential for industrial application with an estimated throughput of more than 70 wafers per hour in one single fabrication module. Such a TSV fabrication process could offer shorter processing times as well as higher obtainable aspect ratios compared to conventional TSV filling methods.
引用
收藏
页码:577 / 580
页数:4
相关论文
共 34 条
  • [31] Through-Silicon Photonic Via and Unidirectional Coupler for High-Speed Data Transmission in Optoelectronic Three-Dimensional LSI
    Noriki, Akihiro
    Lee, Kangwook
    Bea, Jicheol
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 221 - 223
  • [32] Formation of High-Aspect-Ratio Through Silicon Vias (TSVs) with A Broad Range of Diameter by Uniform Metal-assisted Chemical Etching (MaCE)
    Li, Liyi
    Wong, C. P.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1746 - 1751
  • [33] High-Speed and Low-Power 2.5D I/O Circuits for Memory-logic-integration by Through-Silicon Interposer
    Wang, Jiacheng
    Ma, Shunli
    Manoj, Sai P. D.
    Yu, Mingbin
    Weeraseker, Roshan
    Yu, Hao
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [34] Optical Interposer Technology using Buried Vertical-Cavity Surface-Emitting Laser Chip and Tapered Through-Silicon Via for High-Speed Chip-to-Chip Optical Interconnection
    Noriki, Akihiro
    Fujiwara, Makoto
    Lee, Kang-Wook
    Jeong, Woo-Cheol
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)