The IDCT processor on the Adder-Based distributed arithmetic

被引：0
|
作者：
Chen, CS [1 ]
Chang, TS [1 ]
Jen, CW [1 ]
机构：
[1] NATL CHIAO TUNG UNIV,DEPT ELECTR ENGN,HSINCHU 300,TAIWAN
来源：
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：36 / 37
页数：2
相关论文
共 50 条
  • [1] Embedded reconfigurable DCT architectures using adder-based distributed arithmetic
    Pai, AK
    Benkrid, K
    Crookes, D
    [J]. CAMP 2005: SEVENTH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION , PROCEEDINGS, 2005, : 81 - 86
  • [2] ARCHITECTURE OF A PARALLEL MULTIPLE-VALUED ARITHMETIC VLSI PROCESSOR USING ADDER-BASED PROCESSING ELEMENTS
    SHIMABUKURO, K
    KAMEYAMA, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 463 - 471
  • [3] FULL ADDER-BASED ARITHMETIC UNITS FOR FINITE INTEGER RINGS
    STOURAITIS, T
    KIM, SW
    SKAVANTZOS, A
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (11): : 740 - 745
  • [4] Design and implementation of reversible integer quaternionic paraunitary filter banks on adder-based distributed arithmetic
    Petrovsky, Nick A.
    Rybenkov, Eugene V.
    Petrovsky, Alexander A.
    [J]. 2017 SIGNAL PROCESSING: ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS (SPA 2017), 2017, : 17 - 22
  • [5] An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization
    Guo, JI
    Ju, RC
    Chen, JW
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2004, 14 (04) : 416 - 428
  • [6] Design of an Accuracy Enhanced Imprecise Adder with Half Adder-based Approximation
    Seo, Hyoju
    Lee, Jungwon
    Seok, Hyelin
    Kim, Yongtae
    [J]. 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 153 - 154
  • [7] New distributed arithmetic algorithm and its application to IDCT
    Chang, TS
    Chen, C
    Jen, CW
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (04): : 159 - 163
  • [8] Programmable FIR filter with adder-based computing engine
    Kuo, Yu-Ting
    Lin, Tay-Jyi
    Cho, Yi
    Liu, Chih-Wei
    Jen, Chein-Wei
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1756 - +
  • [9] A PIPELINED DISTRIBUTED ARITHMETIC PFFT PROCESSOR
    CHOW, P
    VRANESIC, ZG
    YEN, JL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (12) : 1128 - 1136
  • [10] An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic
    Yang, Y
    Wang, CY
    Ahmad, MO
    Swamy, MNS
    [J]. ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, : 296 - 299
12345