Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure

被引:3
|
作者
Xu, Qi [1 ]
Geng, Hao [2 ]
Ni, Tianming [3 ]
Chen, Song [1 ]
Yu, Bei [2 ]
Kang, Yi [1 ]
Wen, Xiaoqing [4 ]
机构
[1] Univ Sci & Technol China, Sch Microelect, Hefei 230026, Peoples R China
[2] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China
[3] Anhui Polytech Univ, Coll Elect Engn, Wuhu 241000, Peoples R China
[4] Kyushu Inst Technol, Dept Comp Sci & Networks, Fukuoka 8048550, Japan
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
Through-silicon vias; Circuit faults; Fault tolerant systems; Delays; Maintenance engineering; Redundancy; Registers; Fault tolerance; three-dimensional integrated circuit (3D-IC); through silicon via (TSV) repair; yield enhancement; 3-D ICS;
D O I
10.1109/TCAD.2021.3133484
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In three-dimensional integrated circuits (3D-ICs), through silicon via (TSV) is a critical technique in providing vertical connections. However, yield is one of the key obstacles to adopt the TSV-based 3D-ICs technology in the industry. Various fault-tolerance structures using redundant TSVs to repair faulty functional TSVs have been proposed in the literature for yield and reliability enhancement. However, the TSV repair paths under delay constraint cannot always be generated due to the lack of appropriate repair algorithms. In this article, we propose an effective TSV repair strategy for the router-based TSV redundancy architecture, taking into account the delay overhead. First, we prove that the router-based fault-tolerance structure configuration (RFSC) with the delay constraint is equivalent to the length-bounded multicommodity flow (LBMCF) problem. Then, an integer linear programming (ILP) formulation with acceptable scalability is presented to solve the LBMCF problem. The experimental results demonstrate that, compared with state-of-the-art fault-tolerance designs, the proposed ILP model can provide higher yield and lower delay overhead.
引用
收藏
页码:3182 / 3187
页数:6
相关论文
共 50 条
  • [41] A Fault-Tolerance Based Approach to Optimal PMU Placement
    Almasabi, Saleh
    Mitra, Joydeep
    IEEE TRANSACTIONS ON SMART GRID, 2019, 10 (06) : 6070 - 6079
  • [42] Checkpoint-based Fault-tolerance for LEACH Protocol
    Lehsaini, Mohamed
    Guyennet, Herve
    2014 6TH INTERNATIONAL CONFERENCE ON NEW TECHNOLOGIES, MOBILITY AND SECURITY (NTMS), 2014,
  • [43] IMPROVED BOUNDS FOR ALGORITHM-BASED FAULT-TOLERANCE
    ROSENKRANTZ, DJ
    RAVI, SS
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (05) : 630 - 635
  • [44] Cellular automata-based systems with fault-tolerance
    Zaloudek, Ludek
    Sekanina, Lukas
    NATURAL COMPUTING, 2012, 11 (04) : 673 - 685
  • [45] FAULT-TOLERANCE OF ASSOCIATIVE MEMORIES BASED ON NEURAL NETWORKS
    RUCKERT, U
    KREUZER, I
    TRYBA, V
    GOSER, K
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : A52 - A55
  • [46] Fault tolerance of parallel manipulator with actuation or structure redundancy
    Yan, Caixia
    Zhan, Qiang
    Lu, Zhen
    Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2010, 36 (12): : 1407 - 1411
  • [47] ALGORITHM-BASED FAULT-TOLERANCE FOR FFT NETWORKS
    WANG, SJ
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (07) : 849 - 854
  • [48] Broadcast-TDMA: A Cost-Effective Fault-Tolerance Method for TSV Lifetime Reliability Enhancement
    Ni, Tianming
    Bian, Jingchang
    Yang, Zhao
    Nie, Mu
    Yao, Liang
    Huang, Zhengfeng
    Yan, Aibin
    Wen, Xiaoqing
    IEEE DESIGN & TEST, 2022, 39 (05) : 34 - 42
  • [49] PADded cache: A new fault-tolerance technique for cache memories
    Shirvani, PP
    McCluskey, EJ
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 440 - 445
  • [50] New component redundancy method in the fault tolerance of MLP
    Xu, Liqin
    Hu, Dongcheng
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2000, 28 (05): : 99 - 101