Low power, high speed, charge recycling CMOS threshold logic gate

被引：36
|
作者：
Celinski, P
López, JF
Al-Sarawi, S
Abbott, D
机构：
[1] Univ Adelaide, Dept Elect & Elect Engn, Ctr High Performance Integrated Technol & Syst, Adelaide, SA 5005, Australia
[2] Univ Las Palmas G C, Res Inst Appl Microelect, Las Palmas Gran Canaria 35017, Spain
来源：
ELECTRONICS LETTERS | 2001年 / 37卷 / 17期
关键词：
D O I：
10.1049/el:20010742
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new implementation of a threshold gate based on a capacitive input, charge recycling differential sense amplifier latch is presented. Simulation results indicate that the proposed structure has very low power dissipation and high operating speed, as well as robustness under process, temperature and supply voltage variations, and is therefore highly suitable as an element in digital integrated circuit design.
引用
收藏
页码：1067 / 1069
页数：3
相关论文
共 50 条
  • [11] A low power charge-recycling CMOS clock buffer
    Wang, XH
    Porod, W
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 238 - 239
  • [12] A power supply circuit recycling charge in adiabatic dynamic CMOS logic circuits
    Ezaki, D
    Hashizume, M
    Yotsuyanagi, H
    Tamesada, T
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 306 - 311
  • [13] Charge recycling differential logic (CRDL) for low power application
    Kong, BS
    Choi, JS
    Lee, SJ
    Lee, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (09) : 1267 - 1276
  • [14] Charge recycling differential logic for low-power application
    Kong, BS
    Choi, JS
    Lee, SJ
    Lee, K
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 302 - 303
  • [15] A high-speed low-power 0.3 mu m CMOS gate array with variable threshold voltage (VT) scheme
    Kuroda, T
    Fujita, T
    Nagamatu, T
    Yoshioka, S
    Sei, T
    Matsuo, K
    Hamura, Y
    Mori, T
    Murota, M
    Kakumu, M
    Sakurai, T
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 53 - 56
  • [16] Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates
    Corsonello, P.
    Lanuzza, M.
    Perri, S.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (01) : 65 - 70
  • [17] Low depth carry lookahead addition using charge recycling threshold logic
    Celinski, P
    Al-Sarawi, S
    Abbott, D
    López, JF
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 469 - 472
  • [18] A charge recycling technique for the design of low power CMOS clock drivers
    Nikolaidis, S
    Kyriakis-Bitzaros, ED
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1999, 9 (3-4) : 169 - 180
  • [19] High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits
    Zhao, Weisheng
    Chappert, Claude
    Javerliac, Virgile
    Noziere, Jean-Pierre
    IEEE TRANSACTIONS ON MAGNETICS, 2009, 45 (10) : 3784 - 3787
  • [20] High-speed and low-power operation of a resonant tunneling logic gate MOBILE
    Maezawa, K
    Matsuzaki, H
    Yamamoto, M
    Otsuji, T
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (03) : 80 - 82
12345