Super junction LDMOS with P-trench and stepped buried oxide layer for high performance

被引:3
|
作者
Tang, Pan-pan [1 ]
Wang, Ying [2 ]
Cao, Fei [2 ]
Yu, Cheng-hao [2 ]
Bao, Meng-tian [1 ]
Luo, Xin [1 ]
机构
[1] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 150001, Heilongjiang, Peoples R China
[2] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
基金
美国国家科学基金会;
关键词
Breakdown voltage; LDMOS; Specific on-resistance; Silicon-on-insulator (SOI); HIGH-VOLTAGE DEVICE; ELECTRIC-FIELD; BREAKDOWN VOLTAGE; SUPERJUNCTION LDMOS; ON-RESISTANCE; POWER MOSFETS; SOI; TRANSISTORS; SIMULATION; IMPROVE;
D O I
10.1016/j.spmi.2018.11.005
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, a new silicon-on-insulator superjunction lateral double-diffused MOSFET (SOI SJLDMOS) with a p-trench layer and stepped buried oxide, is investigated using 3D numerical simulation. The p-trench layer and stepped buried oxide distinguish it from a conventional SOI SJLDMOS. The etched buried oxide layer, with its stepped buried -oxide structure, which facilitates a more even electric field distribution via the electric field modulation effect, increases the breakdown-voltage (BV). Furthermore, the p-trench layer improves the doping concentration through compensation depletion, which further decreases the specific on-resistance (R-on,R-sp). The simulation indicates that the new device has a higher BV (increased by 29%) than the conventional SOI SJLDMOS. At the same time, R-on,R-sp decreases by 20% for the on-state for a given drift-region length.
引用
收藏
页码:198 / 204
页数:7
相关论文
共 50 条
  • [21] Analytical model of LDMOS with a double step buried oxide layer
    Yuan Song
    Duan Baoxing
    Cao Zhen
    Guo Haijun
    Yang Yintang
    SOLID-STATE ELECTRONICS, 2016, 123 : 6 - 14
  • [22] High voltage SOI LDMOS with a compound buried layer
    罗小蓉
    胡刚毅
    周坤
    蒋永恒
    王沛
    王琦
    罗尹春
    张波
    李肇基
    Journal of Semiconductors, 2012, 33 (10) : 37 - 41
  • [23] High voltage SOI LDMOS with a compound buried layer
    Luo Xiaorong
    Hu Gangyi
    Zhou Kun
    Jiang Yongheng
    Wang Pei
    Wang Qi
    Luo Yinchun
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
  • [24] A novel high-performance trench lateral double-diffused MOSFET with buried oxide bump layer
    Jia, Hujun
    Shen, Yangyi
    Wang, Huan
    Wang, Xiaojie
    Zhang, Yunfan
    Zhu, Shunwei
    Yang, Yintang
    MICROELECTRONICS JOURNAL, 2023, 139
  • [25] A Novel Deep Gate LDMOS Structure Using Double P-Trench to Improve the Breakdown Voltage and the On-State Resistance
    Gavoshani, Amir
    Orouji, Ali A.
    Abbasi, Abdollah
    SILICON, 2022, 14 (02) : 597 - 602
  • [26] A novel LDMOS with a junction field plate and a partial N-buried layer
    Shi Xian-Long
    Luo Xiao-Rong
    Wei Jie
    Tan Qiao
    Liu Jian-Ping
    Xu Qing
    Li Peng-Cheng
    Tian Rui-Chao
    Ma Da
    CHINESE PHYSICS B, 2014, 23 (12)
  • [27] New REBULF super junction LDMOS with the N type buffered layer
    Duan Bao-Xing
    Cao Zhen
    Yuan Xiao-Ning
    Yang Yin-Tang
    ACTA PHYSICA SINICA, 2014, 63 (22)
  • [28] A novel LDMOS with a junction field plate and a partial N-buried layer
    石先龙
    罗小蓉
    魏杰
    谭桥
    刘建平
    徐青
    李鹏程
    田瑞超
    马达
    Chinese Physics B, 2014, 23 (12) : 427 - 431
  • [29] A Novel Deep Gate LDMOS Structure Using Double P-Trench to Improve the Breakdown Voltage and the On-State Resistance
    Amir Gavoshani
    Ali A. Orouji
    Abdollah Abbasi
    Silicon, 2022, 14 : 597 - 602
  • [30] Simulation Study of a Deep-Trench LDMOS with Bilateral Super-Junction Drift Regions
    Cheng, J. J.
    Li, P.
    Chen, W. Z.
    Yi, B.
    Chen, X. B.
    2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2018, : 54 - 59