共 50 条
- [2] Error-free computation of 8x8 2-D DCT and IDCT using two-dimensional algebraic integer quantization [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 214 - 221
- [3] Two-dimensional DCT/IDCT architecture [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (01): : 2 - 10
- [4] A Low Cost, Constant Throughput and Reusable 8X8 DCT Architecture for HEVC [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 217 - 220
- [5] A new design and implementation of 8x8 2-D DCT/IDCT [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417
- [6] A new 2-D 8x8 DCT/IDCT core design using group distributed arithmetic [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 752 - 755
- [8] A parameterized power-aware IP core generator for the 2-D 8x8 DCT/IDCT [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 769 - 772
- [9] A Fast and Concise Parallel Implementation of the 8x8 2D IDCT using Halide [J]. 2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 167 - 174