A cost-effective architecture for 8x8 two-dimensional DCT/IDCT using direct method

被引:0
|
作者
Lee, YP [1 ]
Chen, TH [1 ]
Chen, LG [1 ]
Chen, MJ [1 ]
Ku, CW [1 ]
机构
[1] NAN TAI COLL,DEPT ELECT ENGN,TAINAN,TAIWAN
关键词
DCT/IDCT; direct 2-D approach; finite wordlength analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we develop a novel 8 x 8 two-dimensional (2-D) discrete cosine transform/inverse discrete cosine transform (DCT/IDCT) architecture based on the direct 2-D approach and the rotation technique. The computational complexity is reduced by taking advantage of the special attribute of complex number, Both the parallel and the folded architectures are proposed, Unlike other approaches, the proposed architecture is regular and economically allowable for VLSI implementation, Compared to the row-column method, less internal wordlength is needed in order to meet the error requirement of IDCT, and the throughput of the proposed architecture can achieve two times that of the row-column method with 30% hardware increased.
引用
收藏
页码:459 / 467
页数:9
相关论文
共 50 条
  • [1] A cost-effective 8x8 2-D IDCT core processor with folded architecture
    Chen, TH
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (02) : 333 - 339
  • [2] Error-free computation of 8x8 2-D DCT and IDCT using two-dimensional algebraic integer quantization
    Wahid, K
    Dimitrov, V
    Jullien, G
    [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 214 - 221
  • [3] Two-dimensional DCT/IDCT architecture
    Aggoun, A
    Jalloh, I
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (01): : 2 - 10
  • [4] A Low Cost, Constant Throughput and Reusable 8X8 DCT Architecture for HEVC
    Chatterjee, Subiman
    Sarawadekar, Kishor Prabhakar
    [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 217 - 220
  • [5] A new design and implementation of 8x8 2-D DCT/IDCT
    Lee, YP
    Chen, LG
    Chen, MJ
    Ku, CW
    [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417
  • [6] A new 2-D 8x8 DCT/IDCT core design using group distributed arithmetic
    Guo, JI
    Chen, JW
    Chen, HC
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 752 - 755
  • [7] A 100-MHZ 2-D 8X8 DCT/IDCT PROCESSOR FOR HDTV APPLICATIONS
    MADISETTI, A
    WILLSON, AN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (02) : 158 - 165
  • [8] A parameterized power-aware IP core generator for the 2-D 8x8 DCT/IDCT
    Ju, RC
    Chen, JW
    Guo, JI
    Chen, TF
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 769 - 772
  • [9] A Fast and Concise Parallel Implementation of the 8x8 2D IDCT using Halide
    Johnson, Martin
    Playne, Daniel
    [J]. 2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 167 - 174
  • [10] Multiplication-free 8x8 2D DCT architecture using algebraic integer encoding
    Dimitrov, V
    Wahid, K
    Jullien, G
    [J]. ELECTRONICS LETTERS, 2004, 40 (20) : 1310 - 1311