Insights into temperature influence on analog/RF and linearity performance of a Si/Ge heterojunction asymmetric double gate dopingless TFET

被引:9
|
作者
Sharma, Suruchi [1 ]
Basu, Rikmantra [1 ]
Kaur, Baljit [1 ]
机构
[1] Natl Inst Technol Delhi, New Delhi, India
来源
关键词
Charge-plasma; Dopingless; Linearity; Temperature; Tunnel FET; FIELD-EFFECT TRANSISTOR; TUNNEL FET; HETERO-MATERIAL; DESIGN; IMPROVEMENT; TECHNOLOGY; PROPOSAL; DEVICE;
D O I
10.1007/s00339-021-04541-6
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The charge-plasma based dopingless (DL) tunnel field effect transistor (TFET) is considered as an emerging TFET structure resulting from its immunity against random dopant fluctuations and not requiring high thermal budgets and expensive annealing methods for fabrication. But, temperature sensitivity is a major concern to predict the reliability of a device as the bandgap of semiconductor material changes under the influence of temperature variations when used in a system. Therefore, in this manuscript, the effect of variations in temperature (200-500 K) are investigated on the analog/RF and linearity characteristics of a Si/Ge hetero-junction (HJ) asymmetric double gate (ADG) DLTFET and abbreviated as HJ-ADG-DLTFET in the entire manuscript. In this context, Silvaco ATLAS simulator is used to evaluate DC and Analog/RF performance parameters such as ID-VG characteristics, transconductance (gm), cut off frequency (fT) and transconductance generation factor (TGF) considering effect of temperature variations. Furthermore, linearity parameters such as second- and third-order voltage intercept point (VIP2,VIP3), 1-dB compression point, third-order input-interception point (IIP3) and intermodulation distortion (IMD3) are also evaluated considering temperature variations as these FoM are significant for linear and analog/RF applications.
引用
收藏
页数:9
相关论文
共 50 条
  • [11] Source/Gate Material-Engineered Double Gate TFET for improved RF and linearity performance: a numerical simulation
    Skanda Shekhar
    Jaya Madan
    Rishu Chaujar
    Applied Physics A, 2018, 124
  • [12] Source/Gate Material-Engineered Double Gate TFET for improved RF and linearity performance: a numerical simulation
    Shekhar, Skanda
    Madan, Jaya
    Chaujar, Rishu
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2018, 124 (11):
  • [13] GeSn based heterojunction double-gate tripple metal layer vertical TFET with enhanced DC and Analog/RF performance
    Chawla, Tulika
    Khosla, Mamta
    Raj, Balwinder
    MICRO AND NANOSTRUCTURES, 2022, 170
  • [14] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Satyendra Kumar
    Km. Sucheta Singh
    Kaushal Nigam
    Vinay Anand Tikkiwal
    Bandi Venkata Chandan
    Applied Physics A, 2019, 125
  • [15] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Kumar, Satyendra
    Singh, Km. Sucheta
    Nigam, Kaushal
    Tikkiwal, Vinay Anand
    Chandan, Bandi Venkata
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (05):
  • [16] Performance investigation of asymmetric double-gate doping less tunnel FET with Si/Ge heterojunction
    Sharma, Suruchi
    Kaur, Baljit
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (05) : 695 - 701
  • [17] Effect of Temperature and Gate Stack on the Linearity and Analog Performance of Double Gate Tunnel FET
    Narang, Rakhi
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 466 - +
  • [18] Impact of Drain Thickness Asymmetry on DC and Analog/RF Performance of an n-type SiGe/Si Double Gate TFET
    Panda, Shwetapadma
    Dash, Sidhartha
    SILICON, 2023, 15 (05) : 2173 - 2183
  • [19] Impact of Drain Thickness Asymmetry on DC and Analog/RF Performance of an n-type SiGe/Si Double Gate TFET
    Shwetapadma Panda
    Sidhartha Dash
    Silicon, 2023, 15 : 2173 - 2183
  • [20] Temperature dependence of analogue/RF performance, linearity and harmonic distortion for dual-material gate-oxide-stack double-gate TFET
    Kumar, Satyendra
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (06) : 540 - 552