On Vertex Cover with Fractional Fan-Out Bound

被引:0
|
作者
Fujita, Satoshi [1 ]
机构
[1] Hiroshima Univ, Dept Informat Engn, Higashihiroshima 7398527, Japan
关键词
Minimum weight vertex cover problem; computational complexity; APX-hardness; APPROXIMATION; COMPLEXITY; GRAPHS; TREE;
D O I
10.1109/CANDAR.2014.10
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we consider a new variant of the minimum weight vertex cover problem (MWVC) in which each vertex can cover a fractional amount of edges incident on it. For example, if the degree of a vertex is five and the designated fraction is 2/3, then it can cover at most [(2/3) x 5] = 4 edges among five incident edges. This problem is motivated by a sustainable monitoring of the environment by a set of agents placed at the vertices of graph G so that the failure of agents can be easily recovered by its nearby agents within a short time. This paper investigates the computational complexity of this optimization problem. More specifically, we show that the number of vertices of odd degree, denoted as n(o), plays a key role in determining the hardness of the problem, so that when the given fraction is 1/2, the complexity of the problem increases as n(o) increases, i.e., it can be solved in polynomial time when n(o) = O(1), although it cannot be approximated within an arbitrary constant factor when n(o) = n, where n is the total number of vertices in the given graph.
引用
收藏
页码:68 / 75
页数:8
相关论文
共 50 条
  • [42] 3D Module in Fan-out Packaging
    Zhan, Lihua
    Li, Hao
    Zhu, Fuguo
    Zhou, Zhipeng
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 832 - 833
  • [43] Realization of the potential of fan-out wafer level packaging
    Carson, Flynn
    Advancing Microelectronics, 2010, 37 (03): : 10 - 12
  • [44] Package Design Optimization of the Fan-out Interposer System
    Kim, Sang Kyu
    Park, Sangwook
    Cha, Seung Yong
    Jung, Sang Nam
    Kim, Gyongbum
    Oh, Dan
    Kim, Joonsung
    Kim, Sang-Uk
    Lee, Seok Won
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 22 - 27
  • [45] Study on Warpage and Reliability of Fan-Out Interposer Technology
    Che, Fa Xing
    Ho, David
    Chai, Tai Chong
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (04): : 786 - 796
  • [46] A Closer Look to Fan-out Panel Level Packaging
    Braun, Tanja
    Hoelck, Ole
    Voitel, Marcus
    Obst, Mattis
    Voges, Steve
    Becker, Karl-Friedrich
    Aschenbrenner, Rolf
    Schneider-Ramelow, Martin
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [47] Memristor Based High Fan-out Logic Gates
    Revanna, Nagaraja
    Swartzlander, Earl E., Jr.
    2016 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2016,
  • [48] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [49] SYMMETRICAL GATE DELIVERS NARROW PULSES TO FAN-OUT
    MCGEE, M
    ELECTRONICS, 1967, 40 (25): : 99 - &
  • [50] Potential and Challenges of Fan-out Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Kahle, Ruben
    Raatz, Stefan
    Toepper, Michael
    Aschenbrenner, Rolf
    Voges, Steve
    Woehrmann, Markus
    Lang, Klaus-Dieter
    2016 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2016, : 132 - 136