LDPC Decoder Implementation Using FPGA

被引：0

作者：

Kiaee, Mahdie ^{[1
]}

Gharaee, Hossein ^{[2
]}

Mohammadzadeh, Naser ^{[1
]}

机构：

[1] Shahed Univ, Dept Comp Engn, Tehran, Iran

[2] Iran Telecom Res Ctr, Tehran, Iran

来源：

2016 8TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST) | 2016年

关键词：

LDPC decoder; hardware implementation; FPGA; time scheduling; TPMP algorithm; EFFICIENT DECODER; ARCHITECTURES; DESIGN; AREA;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

This paper presents a partial-parallel LDPC decoder based on sum-product algorithm with high throughput. The hardware implementation of decoder considers design issues with respect to FPGA and time scheduling is proposed based on modified TPMP1 algorithm in order to reduce the number of clock cycles, hardware resources and power. The decoder is implemented for a code length of 672 whit rate of 3/4, maximum throughput of 3360 Mbps in maximum frequency of 280 MHz and provides power of 150 mW.

引用

页码：167 / 173

页数：7

共 50 条

[1] An FPGA implementation of array LDPC decoder
Sha, Jin
Gao, Minglun
Zhang, Zhongjin
Li, Li
Wang, Zhongfeng
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1675 - +
[2] FPGA Implementation of a Clockless Stochastic LDPC Decoder
Ceroici, Chris
Gaudet, Vincent C.
PROCEEDINGS OF THE 2014 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2014), 2014, : 210 - 214
[3] An FPGA implementation of a structured irregular LDPC decoder
Cao, ZG
Kang, JY
Fan, PY
IEEE 2005 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS PROCEEDINGS, VOLS 1 AND 2, 2005, : 1050 - 1053
[4] Hardware implementation of the LDPC decoder in the FPGA structure
Kuc, Mateusz
Sulek, Wojciech
Kania, Dariusz
PRZEGLAD ELEKTROTECHNICZNY, 2019, 95 (03): : 58 - 62
[5] Banyan Switch Applied for LDPC Decoder FPGA Implementation
Sulek, Wojciech
10TH IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2010), 2010, : 1 - 6
[6] FPGA IMPLEMENTATION OF A FLEXIBLE DECODER FOR LONG LDPC CODES
Beuschel, Christiane
Pfleiderer, Hans-Joerg
2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 185 - 190
[7] FPGA implementation of low complexity LDPC iterative decoder
Verma, Shivani
Sharma, Sanjay
INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (07) : 1112 - 1126
[8] Implementation of encoder and decoder for LDPC codes based on FPGA
Cheng Kun
Shen Qi
Liao Shengkai
Peng Chengzhi
JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2019, 30 (04) : 642 - 650
[9] GF(q) LDPC decoder design for FPGA implementation
Sulek, Wojciech
Kucharczyk, Marcin
Dziwoki, Grzegorz
2013 IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), 2013, : 460 - 465
[10] Implementation of encoder and decoder for LDPC codes based on FPGA
CHENG Kun
SHEN Qi
LIAO Shengkai
PENG Chengzhi
Journal of Systems Engineering and Electronics, 2019, 30 (04) : 642 - 650

← 1 2 3 4 5 →