Ultra-thin PZT/Si chip integrated on paper substrates

被引:3
|
作者
Yamashita, Takahiro [1 ]
Takeshita, Toshihiro [1 ]
Oouchi, Atsushi [1 ]
Kobayashi, Takeshi [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki 3058564, Japan
关键词
Paper; PZT; Ultra-thin; Speaker; Flexible hybrid electronics; SPEAKER;
D O I
10.35848/1347-4065/ac1386
中图分类号
O59 [应用物理学];
学科分类号
摘要
This paper presents the integration process of an ultra-thin PZT/Si chip on paper and that it functions as a simple speaker by applying a voltage in the audible frequency range. The PZT/Si chip used is only 5 mu m thick, so it does not interfere with the flexibility of the substrate, and it can be integrated on paper because it does not use a high-temperature process in the electrode connection process. We have revealed that a paper with an ultra-thin PZT/Si chip of only 1 x 5 mm(2) in size generates a fully audible sound pressure level (SPL) of about 40 dB. It was rounded to a radius of curvature of 1 cm without breaking. The overall SPL was about the same even when the paper substrate dimension was reduced to 50 mm square. This technology is expected to be applied to electronic components such as surround speakers or haptics in electronic paper.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] ULTRA-THIN FILM A-SI-H TRANSISTORS
    TAKEUCHI, Y
    KATOH, Y
    UCHIDA, Y
    MILNE, WI
    MATSUMURA, M
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 1985, 77-8 : 1397 - 1400
  • [32] Study of GaN growth on ultra-thin Si membranes
    Wang, Xi
    Wu, Aimin
    Chen, Jing
    Wang, Xi
    Wu, Yuxin
    Zhu, Jianjun
    Yang, Hui
    SOLID-STATE ELECTRONICS, 2008, 52 (06) : 986 - 989
  • [33] Fabrication of ultra-thin nanocrystal Si films and their properties
    Denshi Gijutsu Sogo Kenkyusho Iho, 11 (11-16):
  • [34] SUBFEMTOJOULE DEEP SUBMICROMETER-GATE CMOS BUILT IN ULTRA-THIN SI FILM ON SIMOX SUBSTRATES
    MIKI, H
    OHMAMEUDA, T
    KUMON, M
    ASADA, K
    SUGANO, T
    OMURA, Y
    IZUMI, K
    SAKAI, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) : 373 - 377
  • [35] Characterisation of virtual substrates with ultra-thin Si0.6Ge0.4 strain relaxed buffers
    Lyutovich, K
    Werner, J
    Oehme, M
    Kasper, E
    Perova, T
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2005, 8 (1-3) : 149 - 153
  • [36] Photoemission spectroscopy of the evolution of ultra-thin Co films on Si(111) substrates upon annealing temperature
    Kim, K
    Kang, TH
    Kim, K
    Shin, H
    Kim, B
    APPLIED SURFACE SCIENCE, 2000, 161 (1-2) : 268 - 275
  • [37] Extreme scaling with ultra-thin Si channel MOSFETs
    Doris, B
    Ieong, M
    Kanarsky, T
    Zhang, Y
    Roy, RA
    Dokumaci, O
    Ren, ZB
    Jamin, FF
    Shi, L
    Natzle, W
    Huang, HJ
    Mezzapelle, J
    Mocuta, T
    Womack, S
    Gribelyuk, M
    Jones, TC
    Miller, RJ
    Wong, HSP
    Haensch, W
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 267 - 270
  • [38] A Study on Back Grinding Tape for Ultra-thin Chip Fabrication
    Aizawa, Kazuto
    Maeda, Jun
    Hasegawa, Yuya
    Takyu, Shinya
    2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
  • [39] Research on TSV Stress of Ultra-thin Optical Fingerprint Chip
    Hu, Jinjin
    Gao, Chenshan
    Liu, Lei
    Chen, Ruitian
    Li, Jun
    Zhang, Qiangbo
    Ye, Huaiyu
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [40] Ultra-Thin Chip Technology for System-in-Foil Applications
    Angelopoulos, Evangelos A.
    Zimmermann, Martin
    Appel, Wolfgang
    Endler, Stefan
    Ferwana, Saleh
    Harendt, Christine
    Hoang, Tu
    Pruemm, Andreas
    Burghartz, Joachim N.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,