Scalable montgomery multiplier for finite fields GF(p) and GF(2m)

被引：3

作者：

Kim, Tae Ho ^{[1
]}

Kim, Sang Chul ^{[2
]}

Kim, Chang Hoon ^{[3
]}

Hong, Chun Pyo ^{[2
]}

机构：

[1] Korea Adv Inst Sci & Technol, Mobile Media Platform Ctr, N-24 Bldg 373-1 Guseong Dong, Taejon 305701, South Korea

[2] Daegu Univ, Dept Comp & Commun Engn, Taegu 712714, South Korea

[3] Daegu Univ, Dept Comp & Informat Technol Engn, Taegu 712714, South Korea

来源：

DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/DELTA.2008.102

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a scalable dual-field Montgomery multiplier based on a new multi-precision carry save adder (MP-CSA), which operates in both types of finite fields GF(p) and GF(2(m)). We also design a word-level adder for cryptographic applications by reusing the proposed multiplier circuit. The proposed Montgomery multiplier has roughly the same timing complexity and the advantage of reduced chip area requirements compared with the previous result.

引用

页码：458 / +

页数：2

共 50 条

[41] CELLULAR-ARRAY MULTIPLIER FOR GF(2M)
LAWS, BA
RUSHFORTH, CK
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) : 1573 - +
[42] A Vendor-Neutral Unified Core for Cryptographic Operations in GF(p) and GF(2m) Based on Montgomery Arithmetic
Schramm, Martin
Dojen, Reiner
Heigl, Michael
SECURITY AND COMMUNICATION NETWORKS, 2018,
[43] HELP multiplier based montgomery key generation for Elliptic Curve Cryptography over GF (2m)
Muthu Kumar, B.
Jeevananthan, S.
International Review on Computers and Software, 2012, 7 (03) : 943 - 949
[44] Scalable GF(p) Montgomery multiplier based on a digit-digit computation approach
Morales-Sandoval, M.
Diaz-Perez, A.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (03): : 102 - 109
[45] Unified digit-serial multiplier/inverter in finite field GF(2m)
Fan, Junfeng
Verbauwhede, Ingrid
2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2008, : 72 - 75
[46] Design of Power Efficient Bit Serial Finite Field GF(2m) Multiplier
Desale, Yogesh G.
Ingale, V. V.
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
[47] A fast digit-serial systolic multiplier for finite field GF(2m)
Kim, Chang Hoon
Kwon, Soonhak
Hong, Chun Pyo
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271
[48] Dual basis digit serial GF(2m) multiplier
Ibrahim, MK
Aggoun, A
INTERNATIONAL JOURNAL OF ELECTRONICS, 2002, 89 (07) : 517 - 523
[49] Design of GF(2m) multiplier using its subfields
Cho, YS
Park, SK
ELECTRONICS LETTERS, 1998, 34 (07) : 650 - 651
[50] High-Speed and Low Power Unified Dual-Field Multiplier in GF (P) and GF (2m)
Shrivastava, Prabhat Chandra
Kumar, Rupesh
Kumar, Arvind
Rai, Sanjeev
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 847 - 850

← 1 2 3 4 5 →