CMOS structures suitable for secured hardware

被引：20

作者：

Guilley, S ^{[1
]}

Hoogvorst, P ^{[1
]}

Mathieu, Y ^{[1
]}

Pacalet, R ^{[1
]}

Provost, J ^{[1
]}

机构：

[1] Telecom Paris, GET, CNRS, LTCI,Dept Commun & Elect, F-75634 Paris 13, France

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/DATE.2004.1269113

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Unsecured electronic circuits leak physical syndromes correlated to the data they handle. Side-channels attacks, like SPA or DPA, exploit this information leakage. We provide balanced and memoryless CMOS structures for a 2-input secured NAND gate.

引用

页码：1414 / 1415

页数：2

共 50 条

[41] Secured Hardware Design with Locker-Box Against a Key-Guessing Attacks
Ranjani, R. Sree
Devi, M. Nirmala
JOURNAL OF LOW POWER ELECTRONICS, 2019, 15 (02) : 246 - 255
[42] Secured Data Collection With Hardware-Based Ciphers for IoT-Based Healthcare
Tao, Hai
Bhuiyan, Md Zakirul Alam
Abdalla, Ahmed N.
Hassan, Mohammad Mehedi
Zain, Jasni Mohamad
Hayajneh, Thaier
IEEE INTERNET OF THINGS JOURNAL, 2019, 6 (01) : 410 - 420
[43] Toward secured IoT devices: a shuffled 8-bit AES hardware implementation
Harcha, Ghita
Lapotre, Vianney
Chavet, Cyrille
Coussy, Philippe
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[44] Hardware-Accelerated Secured Naive Bayesian Filter Based on Partially Homomorphic Encryption
Bian, Song
Hiromoto, Masayuki
Sato, Takashi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (02) : 430 - 439
[45] Logic testing of CMOS structures
Sziray, J
ICCC 2004: SECOND IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL CYBERNETICS, PROCEEDINGS, 2004, : 59 - 64
[46] A VLSI SUITABLE 2-MUM STACKED CMOS PROCESS
MALHI, SDS
KARNAUGH, R
SHAH, AH
HITE, L
CHATTERJEE, PK
DAVIS, HE
MAHANTSHETTI, SS
GOSMEYER, CD
SUNDARESAN, RS
CHEN, CE
LAM, HW
HAKEN, RA
PINIZZOTTO, RF
HESTER, RK
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) : 1981 - 1981
[47] ULTRASHALLOW P+-N JUNCTIONS SUITABLE FOR VLSI CMOS
CAREY, PG
SIGMON, TW
PRESS, RL
FAHLEN, TS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2532 - 2533
[48] Current-feedback opamp suitable for CMOS VLSI technology
Manetakis, K
Toumazou, C
ELECTRONICS LETTERS, 1996, 32 (12) : 1090 - 1092
[49] Hardware implementation of invisible image watermarking algorithm using secured binary image authentication technique
Karthigaikumar, P.
Baskaran, K.
INTERNATIONAL JOURNAL OF ELECTRONIC SECURITY AND DIGITAL FORENSICS, 2010, 3 (04) : 333 - 354
[50] Exploring unified biometrics with encoded dictionary for hardware security of fault secured IP core designs
Sengupta, Anirban
Chaurasia, Rahul
Bharath, K.
COMPUTERS & ELECTRICAL ENGINEERING, 2023, 111

← 1 2 3 4 5 →