Runtime Power Estimator Calibration for High-Performance Microprocessors

被引:0
|
作者
Wang, Hai [1 ]
Tan, Sheldon X. -D. [1 ]
Liu, Xue-Xin [1 ]
Gupta, Ashish [2 ]
机构
[1] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA
[2] Intel Corp, Chandler, AZ 85226 USA
来源
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012) | 2012年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate runtime power estimation is important for on-line therma/power regulation on today's high performance processors. In this paper, we introduce a power calibration approach with the assistance of on-chip physical thermal sensors. It is based on a new error compensation method which corrects the errors of power estimations using the feedback from physical thermal sensors. To deal with the problem of limited number of physical thermal sensors, we propose a statistical power correlation extraction method to estimate powers for places without thermal sensors. Experimental results on standard SPEC benchmarks show the new method successfully calibrates the power estimator with very low overhead introduced.
引用
收藏
页码:352 / 357
页数:6
相关论文
共 50 条
  • [21] High-performance image computing with modern microprocessors
    Basoglu, C
    Kim, D
    Gove, RJ
    Kim, Y
    INTERNATIONAL JOURNAL OF IMAGING SYSTEMS AND TECHNOLOGY, 1998, 9 (06) : 407 - 415
  • [22] The open runtime platform: a flexible high-performance managed runtime environment
    Cierniak, M
    Eng, M
    Glew, N
    Lewis, B
    Stichnoth, J
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2005, 17 (5-6): : 617 - 637
  • [23] Omitting cache look-up for high-performance, low-power microprocessors
    Inoue, Koji
    Moshnyaga, Vasily G.
    Murakami, Kazuaki
    IEICE Transactions on Electronics, 2002, E85-C (02) : 279 - 287
  • [24] Power-aware out-of-order issue logic in high-performance microprocessors
    Weinraub, Yehuda Sadeh
    Weiss, Shlomo
    MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (07) : 457 - 467
  • [25] Omitting cache look-up for high-performance, low-power microprocessors
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 279 - 287
  • [26] Clock calibration faults and their impact on quality of high performance microprocessors
    Metra, C
    Mak, TM
    Rossi, D
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 63 - 70
  • [27] Watt matters most? Design space exploration of high-performance microprocessors for power-performance efficiency
    Trancoso, Pedro
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (03) : 357 - 378
  • [28] IMPLEMENTATION OF OPTIMUM ESTIMATION ALGORITHMS OF HIGH-PERFORMANCE MICROPROCESSORS
    BOHN, EV
    ZUERCHER, H
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1978, 25 (04): : 334 - 339
  • [29] APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors
    Xie, Zhiyao
    Xu, Xiaoqing
    Walker, Matt
    Knebel, Joshua
    Palaniswamy, Kumaraguru
    Hebert, Nicolas
    Hu, Jiang
    Yang, Huanrui
    Chen, Yiran
    Das, Shidhartha
    PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 1 - 14
  • [30] Memory performance prediction for high-performance microprocessors at deep submicrometer technologies
    Zeng, Annie
    Rose, Kenneth
    Gutmann, Ronald J.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (09) : 1705 - 1718