Omitting cache look-up for high-performance, low-power microprocessors

被引：0

作者：

Inoue, K ^{[1
]}

Moshnyaga, VG

Murakami, K

机构：

[1] Fukuoka Univ, Dept Elect & Comp Sci, Kasuga, Fukuoka 8140133, Japan

[2] Kyushu Univ, Dept Informat, Kasuga, Fukuoka 8168580, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2002年 / E85C卷 / 02期

关键词：

cache; low power; look up; run time;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache." The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

引用

页码：279 / 287

页数：9

共 50 条

[1] Omitting cache look-up for high-performance, low-power microprocessors
Inoue, Koji
Moshnyaga, Vasily G.
Murakami, Kazuaki
IEICE Transactions on Electronics, 2002, E85-C (02) : 279 - 287
[2] Special issue on High-Performance and Low-Power Microprocessors - Foreword
Iwamura, J
IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02) : 233 - 234
[3] Low-power high-performance reconfigurable computing cache architectures
Sangireddy, R
Kim, H
Somani, AK
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (10) : 1274 - 1290
[4] Trends in high-performance, low-power cache memory architectures
Inoue, K
Moshnyaga, VG
Murakami, K
IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 304 - 314
[5] Trends in high-performance, low-power cache memory architectures
Inoue, Koji
Moshnyaga, Vasily G.
Murakami, Kazuaki
IEICE Transactions on Electronics, 2002, E85-C (02) : 304 - 314
[6] A high-performance and low-power cache architecture with speculative way-selection
Inoue, K
Ishihara, T
Murakami, K
IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 186 - 194
[7] High-quality ISA synthesis for low-power cache designs in embedded microprocessors
Cheng, AC
Tyson, GS
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (2-3) : 299 - 309
[8] Injection-locked clocking: A low-power clock distribution scheme for high-performance microprocessors
Zhang, Lin
Carpenter, Aaron
Ciftcioglu, Berkehan
Garg, Alok
Huang, Michael
Wu, Hui
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1251 - 1256
[9] Magnetic Look-Up Table (MLUT) Featuring Radiation Hardness, High Performance and Low Power
Lakys, Yahya
Zhao, Weisheng
Klein, Jacques-Olivier
Chappert, Claude
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 275 - +
[10] Low Power Look-Up Table Topologies for FPGAs
Subbareddy, Thadigotla Venkata
Reddy, Bommepalli Madhava
Upadhyay, Har Narayan
Elamaran, V.
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 91 - 94

← 1 2 3 4 5 →