Omitting cache look-up for high-performance, low-power microprocessors

被引：0

作者：

Inoue, K ^{[1
]}

Moshnyaga, VG

Murakami, K

机构：

[1] Fukuoka Univ, Dept Elect & Comp Sci, Kasuga, Fukuoka 8140133, Japan

[2] Kyushu Univ, Dept Informat, Kasuga, Fukuoka 8168580, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2002年 / E85C卷 / 02期

关键词：

cache; low power; look up; run time;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache." The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

引用

页码：279 / 287

页数：9

共 50 条

[21] A Low-Power, High-Performance Speech Recognition Accelerator
Yazdani, Reza
Arnau, Jose-Maria
Gonzalez, Antonio
IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (12) : 1817 - 1831
[22] Low-power high-performance FinFET sequential circuits
Tawfik, Shenf A.
Kursuri, Volkan
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 145 - 148
[23] A low-power high-performance embedded SRAM macrocell
Fahim, AM
Khellah, M
Elmasry, MI
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 13 - 18
[24] FinFET SRAM for high-performance low-power applications
Joshi, RV
Williams, RQ
Nowak, E
Kim, K
Beintner, J
Ludwig, T
Aller, I
Chuang, C
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 69 - 72
[25] Trends in high-performance, low-power processor architectures
Murakami, Kazuaki
Magoshi, Hidetaka
IEICE Transactions on Electronics, 2001, (02) : 131 - 137
[26] Low-power and High-performance 5:2 Compressors
Najafi, Amir
Najafi, Ardalan
Mirzakuchaki, Sattar
2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 33 - 37
[27] DIFFERENTIAL CURRENT SWITCH - HIGH-PERFORMANCE AT LOW-POWER
EICHELBERGER, EB
BELLO, SE
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (03) : 313 - 320
[28] CPUs target low-power, high-performance apps
Electronic Design, 2001, 49 (22)
[29] Low-power high-performance arithmetic circuits and architectures
Fahim, AM
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
[30] NEDA: A low-power high-performance DCT architecture
Shams, AM
Chidanandan, A
Pan, W
Bayoumi, MA
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964

← 1 2 3 4 5 →