Trends in high-performance, low-power processor architectures

被引：0
|
作者：
Murakami, Kazuaki [1 ]
Magoshi, Hidetaka [1 ]
机构：
[1] Kyushu Univ, Fukuoka-shi, Japan
来源：
IEICE Transactions on Electronics | 2001年 / 02期
关键词：
Computer architecture - Multimedia systems;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper briefly surveys architectural technologies of recent or future high-performance, low-power processors for improving the performance and power/energy consumption simultaneously. Achieving both high performance and low power at the same time imposes a lot of challenges on processor design, and therefore gives us a lot of opportunities for devising new technologies. The paper also tries to provide some insights into the technology, direction in future.
引用
收藏
页码：131 / 137
相关论文
共 50 条
  • [1] Trends in high-performance, low-power processor architectures
    Murakami, K
    Magoshi, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 131 - 138
  • [2] Trends in high-performance, low-power cache memory architectures
    Inoue, Koji
    Moshnyaga, Vasily G.
    Murakami, Kazuaki
    IEICE Transactions on Electronics, 2002, E85-C (02) : 304 - 314
  • [3] Trends in high-performance, low-power cache memory architectures
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 304 - 314
  • [4] High-Performance Low-Power Application Processor Integrated with Modem Processor
    Kim, Soo-Yong
    Yi, Chaehag
    Huh, Jun-Ho
    Scherrer, Tomas
    Kim, JuHwan
    Kim, Suk Won
    Koo, Keunhwi
    Kim, Sang Woo
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 237 - 240
  • [5] Low-power high-performance arithmetic circuits and architectures
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
  • [6] Low-power, high-performance architecture of the PWRficient processor family
    Yeh, Tse-Yu
    IEEE MICRO, 2007, 27 (02) : 69 - 78
  • [7] Low-power high-performance reconfigurable computing cache architectures
    Sangireddy, R
    Kim, H
    Somani, AK
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (10) : 1274 - 1290
  • [8] Low-power warp processor for power efficient high-performance embedded systems
    Lysecky, Roman
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 141 - 146
  • [9] A low-power, high-performance, 1024-point FFT processor
    Baas, BM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 380 - 387
  • [10] ARM6 - PROCESSOR DESIGN FOR HIGH-PERFORMANCE AT LOW-POWER
    MULLER, M
    VLSI 93, 1994, 42 : 181 - 189
12345