Poly-Si thin film transistors with a source overlap and a drain offset: leakage current characteristics

被引:5
|
作者
Jang, HK
Lee, CE
Noh, SJ [1 ]
机构
[1] Dankook Univ, Dept Appl Phys, Seoul 140714, South Korea
[2] Korea Univ, Dept Phys, Seoul 136701, South Korea
关键词
poly-Si thin-film transistors; source overlap; lightly doped offset; leakage current;
D O I
10.1016/S0040-6090(98)01555-7
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The electrical characteristics of hydrogen passivated polycrystalline-silicon p-channel metal-oxide-semiconductor thin-film transistors (poly-Si PMOS TFTs) for high density memory devices have been investigated. A lightly doped offset (LDO) structure was adopted to reduce the electric field induced in the drain region. Compared with the on-current, the off-current was reduced significantly with an LDO length. As a result, the TFT with an LDO presented the enhanced on/off current ratio. However, it still has a drawback of reducing the on-current due to increased parasitic resistance. To reduce this effect, a source overlap structure was introduced. Although the on current was slightly improved at a longer source overlap length due to channel length reduction, the dependence of the on/off current ratio on a source overlap length was small compared with that on an LDO length. In the measurement of leakage currents, the lower channel and gate breakdown voltages were obtained at the longer source overlap structure. (C) 1999 Elsevier Science S.A. All rights reserved.
引用
收藏
页码:148 / 151
页数:4
相关论文
共 50 条
  • [41] A new poly-Si thin film transistors with partial amorphous Si channel
    Choi, KY
    Park, KC
    Choi, HB
    Han, MK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (4A): : 1727 - 1729
  • [42] Electrical Stress Effect on On-Current of MILC Poly-Si Thin-Film Transistors
    Byun, Chang Woo
    Son, Se Wan
    Lee, Yong Woo
    Joo, Seung Ki
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (10) : 7046 - 7049
  • [43] Poly-Si/poly-SiCx heterojunction thin-film transistors
    Choi, K
    Matsumura, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (02) : 401 - 405
  • [44] Investigation of grain boundary control in the drain junction on laser-crystalized poly-Si thin film transistors
    Chen, TF
    Yeh, CF
    Lou, JC
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (07) : 457 - 459
  • [45] Characteristics of Planar Junctionless Poly-Si Thin-Film Transistors With Various Channel Thickness
    Lin, Horng-Chih
    Lin, Cheng-I
    Lin, Zer-Ming
    Shie, Bo-Shiuan
    Huang, Tiao-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1142 - 1148
  • [46] Electrical characteristics of excimer-laser-annealed poly-Si thin-film transistors
    Lee, Woo-Hyun
    Koo, Hyun-Mo
    Cho, Won-Ju
    Jung, Jongwan
    Oh, Soon-Young
    Ahn, Chang-Geun
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 51 : S241 - S244
  • [47] Characteristics of N-Type Planar Junctionless Poly-Si Thin-Film Transistors
    Lin, C. I.
    Lin, H. C.
    Huang, T. Y.
    THIN FILM TRANSISTORS 11 (TFT 11), 2012, 50 (08): : 23 - 28
  • [48] Impedance study of the electrical properties of poly-Si thin film transistors
    Pereira, L.
    Raniero, L.
    Barquinha, P.
    Fortunato, E.
    Martins, R.
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2006, 352 (9-20) : 1737 - 1740
  • [50] Characteristics of Schottky barrier poly-Si thin film transistors with excimer laser annealing treatment
    Yeh, KL
    Lin, HC
    Tsai, RW
    Lee, MH
    Huang, TY
    THIN FILM TRANSISTOR TECHNOLOGIES VI, PROCEEDINGS, 2003, 2002 (23): : 231 - 237