Poly-Si thin film transistors with a source overlap and a drain offset: leakage current characteristics

被引:5
|
作者
Jang, HK
Lee, CE
Noh, SJ [1 ]
机构
[1] Dankook Univ, Dept Appl Phys, Seoul 140714, South Korea
[2] Korea Univ, Dept Phys, Seoul 136701, South Korea
关键词
poly-Si thin-film transistors; source overlap; lightly doped offset; leakage current;
D O I
10.1016/S0040-6090(98)01555-7
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The electrical characteristics of hydrogen passivated polycrystalline-silicon p-channel metal-oxide-semiconductor thin-film transistors (poly-Si PMOS TFTs) for high density memory devices have been investigated. A lightly doped offset (LDO) structure was adopted to reduce the electric field induced in the drain region. Compared with the on-current, the off-current was reduced significantly with an LDO length. As a result, the TFT with an LDO presented the enhanced on/off current ratio. However, it still has a drawback of reducing the on-current due to increased parasitic resistance. To reduce this effect, a source overlap structure was introduced. Although the on current was slightly improved at a longer source overlap length due to channel length reduction, the dependence of the on/off current ratio on a source overlap length was small compared with that on an LDO length. In the measurement of leakage currents, the lower channel and gate breakdown voltages were obtained at the longer source overlap structure. (C) 1999 Elsevier Science S.A. All rights reserved.
引用
收藏
页码:148 / 151
页数:4
相关论文
共 50 条
  • [31] Characteristics of various instability in Ni-FALC poly-Si thin film transistors
    Jung, Jae Hoon
    Shin, Ji Hoon
    Cho, Young Je
    Choi, Duck Kyun
    Kim, Young Bae
    CURRENT APPLIED PHYSICS, 2011, 11 (04) : S186 - S188
  • [32] Characteristics of Dual-gated Poly-Si Junctionless Nanowire Transistors with Asymmetrical Source/drain Offsets
    Chang, You-Tai
    Wu, Ruei-Jen
    Peng, Kang-Ping
    Su, Chun-Jung
    Li, Pei-Wen
    Lin, Horng-Chih
    2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 57 - 58
  • [33] Effects of source/drain activation on channel-length for excimer-laser-crystallized poly-Si thin-film transistors
    Fan, CL
    Yang, TH
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2006, 9 (02) : H8 - H11
  • [35] Raised Source/Drain (RSD) and Vertical Lightly Doped Drain (LDD) Poly-Si Thin-Film Transistor
    Chien, Feng-Tso
    Ye, Jing
    Yen, Wei-Cheng
    Chen, Chii-Wen
    Lin, Cheng-Li
    Tsai, Yao-Tsung
    MEMBRANES, 2021, 11 (02) : 1 - 11
  • [36] Dependence of off-leakage current on channel film quality in poly-Si thin-film transistors and analysis using device simulation
    Kimura, Mutsumi
    Dimitriadis, Charalambos
    SOLID-STATE ELECTRONICS, 2011, 57 (01) : 87 - 89
  • [37] A Novel Poly-Si Thin Film Transistor with ONO Offset structure
    Liou, Kun-Ye
    Chien, Feng-Tso
    2014 21ST INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD), 2014, : 161 - 163
  • [38] Modeling and scaling of a-Si:H and poly-Si thin film transistors
    Shur, MS
    Slade, HC
    Ytterdal, T
    Wang, L
    Xu, Z
    Hack, M
    Aflatooni, K
    Byun, Y
    Chen, Y
    Froggatt, M
    Krishnan, A
    Mei, P
    Meiling, H
    Min, BH
    Nathan, A
    Sherman, S
    Stewart, M
    Theiss, S
    AMORPHOUS AND MICROCRYSTALLINE SILICON TECHNOLOGY - 1997, 1997, 467 : 831 - 842
  • [39] Characteristics of Fully-Depleted Poly-Si Thin Film Transistors Operated in Above-Threshold Region with Low Drain Bias
    Zhu, Zhen
    Chu, Junhao
    IETE JOURNAL OF RESEARCH, 2024, 70 (09) : 7463 - 7468
  • [40] New poly-Si thin film transistors with partial amorphous Si channel
    Choi, Kwon-Young
    Park, Kee-Chan
    Choi, Hyoung-Bae
    Han, Min-Koo
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1998, 37 (4 A): : 1727 - 1729