Dynamically reconfigurable processor for multimedia application

被引：0
|
作者：
Mlinaric, H [1 ]
Duracic, K [1 ]
Kovac, M [1 ]
机构：
[1] Univ Zagreb, Fac Elect Engn & Comp, Dept Control & Comp Engn Automat, Comp Syst & Proc Grp, Zagreb 41000, Croatia
来源：
IWSSIP 2005: Proceedings of the 12th International Worshop on Systems, Signals & Image Processing | 2005年
关键词：
reconfigurable computing; FPGA; multimedia; MPEG;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents a dynamically reconfigurable processor designed for processing data in multimedia application. The work was done as resource of PhD. research and years of experience in processor architecture and multimedia audio and video application design. The object of this research is to build a high performance reconfigurable processor providing highly scalable architecture and transparent hardware reconfigurable for the multimedia application such as, video encoding/decoding, audio encoding/decoding, speech encoding/decoding.
引用
收藏
页码：141 / 144
页数：4
相关论文
共 50 条
  • [41] Software Defined Modem for Cognitive Radio with Dynamically Reconfigurable Processor
    Sakata, Ren
    Takeda, Daisuke
    Deguchi, Noritaka
    Hirano, Tatsuma
    Yoshikawa, Takashi
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2012, E95B (03) : 810 - 818
  • [42] MULTI-MODE CORDIC PROCESSOR ON A DYNAMICALLY RECONFIGURABLE ARRAY
    Fu Qimu
    Wang Dong
    Ding Xiaoming
    2014 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP), 2014, : 419 - 424
  • [43] Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays
    Shami, Muhammad Ali
    Tajammul, Muhammad Adeel
    Hemani, Ahmed
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (05): : 459 - 473
  • [44] Optimizing Time and Space Multiplexed Computation in a Dynamically Reconfigurable Processor
    Toi, Takao
    Nakamura, Noritsugu
    Fujii, Taro
    Kitaoka, Toshiro
    Togawa, Katsumi
    Furuta, Koichiro
    Awashima, Tom
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 106 - 111
  • [45] Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
    Ferreira, Mario Lopes
    Barahimi, Amin
    Ferreira, Joao Canas
    2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [46] A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing
    Rossi, D.
    Campi, F.
    Deledda, A.
    Spolzino, S.
    Pucillo, S.
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 641 - +
  • [47] Dynamically reconfigurable processor implemented with IPFlex's DAPDNA technology
    Sugawara, T
    Ide, K
    Sato, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (08): : 1997 - 2003
  • [48] Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays
    Muhammad Ali Shami
    Muhammad Adeel Tajammul
    Ahmed Hemani
    Journal of Signal Processing Systems, 2019, 91 : 459 - 473
  • [49] Variable length decoder on dynamically reconfigurable cell array processor
    Komoku, K
    Morishita, T
    Hatano, F
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 147 - 154
  • [50] RTL Design of a Dynamically Reconfigurable Cell Array for Multimedia Processing
    Nguyen, Hung K.
    Phan, Minh T.
    2017 4TH NAFOSTED CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2017, : 189 - 194
12345