Raised source and drain structure of poly-Si TFTs

被引:0
|
作者
He, SS [1 ]
Maa, JS [1 ]
机构
[1] Sharp Microelect Technol Inc, Camas, WA USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
By a raised source and drain structure, we can fabricate a Poly-Si TFT with low sheet resistance at its source and drain region and low off stage current with a thin channel silicon region. With the structure, we separated the two fundamental issues for making high quality TFTs. A top gate Poly-Si TFT was fabricated by this technique. The characteristics of the TFTs were compared with conventional implanted source and drain region. To process the structure, we used a selective etching process for n+ film over Poly-Si channel. This technique can be used for large area source and drain doping without any problems regarding surface charging, channel silicon etching, and burned photo resist from ion doping.
引用
收藏
页码:204 / 220
页数:17
相关论文
共 50 条
  • [31] Strained-Si nMOSFET with a raised source/drain structure
    Lin, H. Y.
    Wu, S. L.
    Chang, S. J.
    Wang, Y. P.
    Lin, Y. M.
    Kuo, C. W.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (01)
  • [32] Fabrication and Characterization of a Block-Oxide Source/Drain-Tied Poly-Si TFT with Additional Poly-Si Body
    Eng, Yi-Chuen
    Lin, Jyi-Tsong
    Fan, Yi-Hsuan
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1181 - 1183
  • [33] CHARACTERISTICS OF FIELD-INDUCED-DRAIN (FID) POLY-SI TFTS WITH HIGH ON OFF CURRENT RATIO
    TANAKA, K
    NAKAZAWA, K
    SUYAMA, S
    KATO, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 916 - 920
  • [34] Improvement of Learning Efficiency in Neural Network using Poly-Si TFTs by Synapse TFTs with LDD Structure
    Morita, Ryohei
    Maeda, Yoshiharu
    Matsuda, Tokiyoshi
    Kimura, Mutsumi
    2015 22nd International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD), 2015, : 141 - 142
  • [35] Degradation of Low Temperature Poly-Si TFTs under Bipolar Gate Pulses with DC Drain Bias
    Wu, Yanwen
    Wang, Mingxiang
    Wang, Huaisheng
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 641 - 643
  • [36] Silicon epitaxial growth on poly-Si film by HWCVD for low-temperature poly-Si TFTs
    Lee, Seung Ryul
    Ahn, Kyung Min
    Ahn, Byung Tae
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (09) : H778 - H781
  • [37] Tungsten Electrodes Reduce Parasitic Source/Drain Resistance of Poly-Si TFT
    Maxim Nikiforov
    MRS Bulletin, 2004, 29 : 138 - 140
  • [38] Superior Characteristics and Reliability of Poly-Si TFTs with Vacuum Cavities underneath Poly-Si Gate Edges
    Liu, Han-Wen
    Chiou, Si-Ming
    Wang, Fang-Hsing
    Kang, Tsung-Kuei
    2012 19TH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD): TFT TECHNOLOGIES AND FPD MATERIALS, 2012, : 321 - 324
  • [39] Performance and reliability of poly-Si TFTs on glass substrates
    Couillard, JG
    Moore, CB
    Fehlner, FP
    Ast, DG
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 355 - 359
  • [40] The technology and application of laser crystallised poly-Si TFTs
    Brotherton, SD
    Ayres, JR
    Fisher, CA
    Glaister, C
    Gowers, JP
    McCulloch, DJ
    Trainor, MJ
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 25 - 42