Raised source and drain structure of poly-Si TFTs

被引:0
|
作者
He, SS [1 ]
Maa, JS [1 ]
机构
[1] Sharp Microelect Technol Inc, Camas, WA USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
By a raised source and drain structure, we can fabricate a Poly-Si TFT with low sheet resistance at its source and drain region and low off stage current with a thin channel silicon region. With the structure, we separated the two fundamental issues for making high quality TFTs. A top gate Poly-Si TFT was fabricated by this technique. The characteristics of the TFTs were compared with conventional implanted source and drain region. To process the structure, we used a selective etching process for n+ film over Poly-Si channel. This technique can be used for large area source and drain doping without any problems regarding surface charging, channel silicon etching, and burned photo resist from ion doping.
引用
收藏
页码:204 / 220
页数:17
相关论文
共 50 条
  • [1] Poly-Si TFTs with source overlap and drain offset structure
    Jang, HK
    Noh, SJ
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON PROPERTIES AND APPLICATIONS OF DIELECTRIC MATERIALS, VOLS 1 AND 2, 1997, : 349 - 351
  • [2] Hydrogenated Poly-Si TFTS with a structure of source overlap and drain offset
    Jang, HK
    Lee, CE
    Noh, SJ
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON LOW AND HIGH DIELECTRIC CONSTANT MATERIALS - MATERIALS SCIENCE, PROCESSING, AND RELIABILITY ISSUES, 1997, 97 (08): : 89 - 94
  • [3] Novel offset-gated bottom gate poly-Si TFTs with a combination structure of ultrathin channel and raised source/drain
    Kang, Il-Suk
    Han, Shin-Hee
    Joo, Seung-Ki
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (03) : 232 - 234
  • [4] Poly-Si Nanowire TFT With Raised Source/Drain and Nitride Spacer
    Kang, Tsung-Kuei
    Yang, Ysung-Yu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (07) : 2415 - 2418
  • [5] The elimination of ion implantation damage at the source/drain junction of poly-Si TFTs
    Jung, SH
    Lee, MC
    Park, KC
    Han, MK
    DEFECT AND IMPURITY ENGINEERED SEMICONDUCTORS AND DEVICES III, 2002, 719 : 331 - 336
  • [6] Schottky Barrier Controlled Conduction in Poly-Si TFTs With Metal Source and Drain
    Chen, Jie
    Wang, Mingxiang
    Zhang, Dongli
    Lv, Ping
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) : 1958 - 1964
  • [7] Novel Sub-10-nm Gate-All-Around Si Nanowire Channel Poly-Si TFTs With Raised Source/Drain
    Lu, Yi-Hsien
    Kuo, Po-Yi
    Wu, Yi-Hong
    Chen, Yi-Hsuan
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) : 173 - 175
  • [8] Gate overlapped lightly doped drain poly-Si TFTs employing 45° tilt implant for source and drain
    Lee, JH
    Shin, MY
    Shin, HS
    Nam, WJ
    Han, MK
    AMORPHOUS AND NANOCRYSTALLINE SILICON SCIENCE AND TECHNOLOGY- 2004, 2004, 808 : 655 - 660
  • [9] OI-ELA poly-Si TFTs for eliminating residual source/drain junction defects
    Nam, WJ
    Park, KC
    Jung, SH
    Hanz, MK
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (02) : G41 - G43
  • [10] Development of a new design simulator for poly-Si TFTs to optimize the lightly doped drain structure
    Nanno, Yutaka
    Senda, Kohji
    Tsutsu, Hiroshi
    Uchiike, Heiju
    Journal of the Society for Information Display, 2002, 10 (01) : 101 - 106