A Transaction-Level Framework for Design-Space Exploration of Hardware-Enhanced Operating Systems

被引：0

作者：

Gregorek, Daniel ^{[1
]}

Garcia-Ortiz, Alberto ^{[1
]}

机构：

[1] Univ Bremen, ITEM, Integrated Digital Syst Grp, D-28359 Bremen, Germany

来源：

2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC) | 2014年

关键词：

transaction-level; hardware operating system; trace-driven simulation; design space exploration;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The increasing number of processing elements on embedded many-cores gives novel challenges for the chip design. Dedicated hardware has become an important feature to support the applied operating system and to improve the overall system efficiency. Since evaluation of novel architectures requires time expensive simulations or prototyping, transaction-level analysis gives an appropriate tool for early design stage evaluation. This work proposes a transaction-level framework for simulating hardware-enhanced many-core operating systems. The framework allows the design space exploration of the hardware and software architecture and uses a trace-based task description language including a customized interface for system calls.

引用

页数：4

共 50 条

[21] Design space exploration for distributed hardware reconfigurable systems
Haubelt, C
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1171 - 1171
[22] Model-Driven Design-Space Exploration for Embedded Systems: The Octopus Toolset
Basten, Twan
van Benthum, Emiel
Geilen, Marc
Hendriks, Martijn
Houben, Fred
Igna, Georgeta
Reckers, Frans
de Smet, Sebastian
Somers, Lou
Teeselink, Egbert
Trcka, Nikola
Vaandrager, Frits
Verriet, Jacques
Voorhoeve, Marc
Yang, Yang
LEVERAGING APPLICATIONS OF FORMAL METHODS, VERIFICATION, AND VALIDATION, PT I, 2010, 6415 : 90 - 105
[23] Automated Bottleneck-Driven Design-Space Exploration of Media Processing Systems
Yang, Yang
Geilen, Marc
Basten, Twan
Stuijk, Sander
Corporaal, Henk
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1041 - 1046
[24] Transaction Level Modeling and Design Space Exploration for SOC Test Architectures
Chang, Chin-Yao
Hsiao, Chih-Yuan
Lee, Kuen-Jong
Su, Alan P.
2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 200 - +
[25] Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis
Ferretti, Lorenzo
Kwon, Jihye
Ansaloni, Giovanni
Di Guglielmo, Giuseppe
Carloni, Luca P.
Pozzi, Laura
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3736 - 3747
[26] On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis
Liu, Hung-Yi
Carloni, Luca P.
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
[27] Graphical framework for system level design space exploration
Perko, Klemen
Trost, Andrej
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (03): : 132 - 141
[28] A Design-Space Exploration for Allocating Security Tasks in Multicore Real-Time Systems
Hasan, Monowar
Mohan, Sibin
Pellizzoni, Rodolfo
Bobba, Rakesh B.
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 225 - 230
[29] Leveraging Domain Knowledge for the Efficient Design-Space Exploration of Advanced Cyber-Physical Systems
Vanommeslaeghe, Yon
Denil, Joachim
De Viaene, Jasper
Ceulemans, David
Derammelaere, Stijn
De Meulenaere, Paul
2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 351 - 358
[30] Design space exploration for hardware/software codesign of multiprocessor systems
Baghdadi, A
Zergainoh, NE
Cesario, W
Roudier, T
Jerraya, AA
11TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 8 - 13

← 1 2 3 4 5 →