Reinventing test for DFM and DFT in a sub-100-nm world

被引：0
|
作者：
Wigley, S
Kelly, N
机构：
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：205 / 205
页数：1
相关论文
共 50 条
  • [31] Experimental investigation of the impact of LWR on sub-100-nm device performance
    Kim, HW
    Lee, JY
    Shin, J
    Woo, SG
    Cho, HK
    Moon, JT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 1984 - 1988
  • [32] Sub-100-nm current-perpendicular-to-plane sensor fabrication
    Zheng, YK
    Li, KB
    Qiu, JJ
    Han, GC
    Guo, ZB
    Zong, BY
    An, LH
    Luo, R
    Liu, ZY
    Wu, YH
    IEEE TRANSACTIONS ON MAGNETICS, 2004, 40 (04) : 2248 - 2250
  • [33] Vortex state and effect of anisotropy in sub-100-nm magnetic nanodots
    Mejia-Lopez, J.
    Altbir, D.
    Romero, A. H.
    Batlle, X.
    Roshchin, Igor V.
    Li, Chang-Peng
    Schuller, Ivan K.
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (10)
  • [34] Extraction of Gate Resistance in Sub-100-nm MOSFETs With Statistical Verification
    Chen, Xuesong
    Tsai, Mu Kai
    Chen, Chih-Hung
    Lee, Ryan
    Chen, David C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3111 - 3117
  • [35] Interferometric lithography with sub-100-nm resolution using a tabletop 46.9-nm laser
    Wachulak, P. W.
    Patel, D.
    Capeluto, M. G.
    Menoni, C. S.
    Rocca, J. J.
    Marconi, M. C.
    SOFT X-RAY LASERS AND APPLICATIONS VII, 2007, 6702
  • [36] Modeling aspects of sub-100-nm MOSFETs for ULSI-device applications
    Mangla, Tina
    Sehgal, Amit
    Gupta, Mridula
    Gupta, R. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 68 - 77
  • [37] Printing of Sub-100-nm Metal Nanodot Arrays by Carbon Nanopost Stamps
    Lee, Sang Ho
    Cho, Byungjin
    Yoon, Seungha
    Jeong, Huisu
    Jon, Sangyong
    Jung, Gun Young
    Cho, Beong Ki
    Lee, Takhee
    Kim, Won Bae
    ACS NANO, 2011, 5 (07) : 5543 - 5551
  • [38] The effect of thermal treatment on device characteristic and reliability for sub-100-nm CMOSFETs
    Yeh, WK
    Fang, YK
    Chen, MC
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (02) : 256 - 262
  • [39] Soft-error vulnerability of sub-100-nm flip-flops
    Heijmen, Tino
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 247 - 252
  • [40] Facile preparation of complex protein architectures with sub-100-nm resolution on surfaces
    Coyer, Sean R.
    Garcia, Andres J.
    Delamarche, Emmanuel
    ANGEWANDTE CHEMIE-INTERNATIONAL EDITION, 2007, 46 (36) : 6837 - 6840
12345