A 2.5-Gb/s half-rate clock and data recovery circuit with a digital quadricorrelator frequency detector

被引：1

作者：

Tang Shimin ^{[1
,2
]}

Chen Jihua ^{[2
]}

Chen Nuxing ^{[2
]}

Feng Yingjie ^{[2
]}

机构：

[1] Inst Southwest Elect & Telecom, Chengdu 610041, Peoples R China

[2] Natl Univ Def Technol, Inst Microelect & MicroPro, Sch Comp, Changsha 410073, Peoples R China

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

CDR; half-rate; linear phase detector; DQFD; VCO;

D O I：

10.1109/ICASIC.2007.4415703

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 2.5-Gb/s clock and data recovery (CDR) circuit, which incorporates dual loop architecture with half-rate linear phase detector and digital quadricorrelator frequency detector (DQFD) was present in this paper. The circuit is implemented under 0.13 mu m CMOS process with the core chip area of 350 mu m* 110 mu m. The hspice simulation results show that the center frequency of the voltage-controlled oscillator (VCO) is 1.25GHz, the lock time is less than 5 mu s, the operation range is from 2.20Gbps to 2.83Gbps, and the power consumption is about 15.2mW at supply voltage of 1.2v.

引用

页码：604 / 607

页数：4

共 50 条

[41] A 1-16-Gb/s Wide-Range Clock/Data Recovery Circuit With a Bidirectional Frequency Detector
Hsieh, Chang-Lin
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (08) : 487 - 491
[42] A monolithic 2.5 Gb/s clock and data recovery circuit based on Silicon bipolar technology
Pallotta, A
Centurelli, F
Loriga, F
Trifiletti, A
BROADBAND EUROPEAN NETWORKS AND MULTIMEDIA SERVICES, 1998, 3408 : 183 - 190
[43] A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers
Pallotta, A
Centurelli, F
Trifiletti, A
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 67 - 72
[44] 1.25/2.5-Gb/s burst-mode clock recovery circuit with a novel dual bit-rate structure in 0.18-μm CMOS
Han, Pyung-Su
Choi, Woo-Young
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3069 - +
[45] A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector
Ge, Xinyi
Chen, Yong
Wang, Lin
Qi, Nan
Mak, Pui-In
Martins, Rui P.
2022 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2022,
[46] A 6.15-10.9 Gb/s 0.58 pJ/Bit Reference-Less Half-Rate Clock and Data Recovery With ``Phase Reset'' Scheme
Xiao, Wenbo
Huang, Qiwei
Mosalam, Hamed
Zhan, Chenchang
Li, Zhiqun
Pan, Quan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) : 634 - 644
[47] A monolithic 10 Gb/s clock and data recovery circuit
School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China
不详
Proc. China-Japan Jt. Microw. Conf., CJMW, 1600, (481-484):
[48] A Monolithic 10 Gb/s Clock and Data Recovery Circuit
Hou Fenfei
Cao Xiaowei
2008 CHINA-JAPAN JOINT MICROWAVE CONFERENCE (CJMW 2008), VOLS 1 AND 2, 2008, : 436 - +
[49] A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition
Lee, Jri
Wu, Ke-Chung
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3590 - 3602
[50] A 3.125-Gb/s burst-mode clock and data recovery circuit with a data-injection oscillator using half rate clock techniques
Wu, Kai Pong
Yang, Ching-Yuan
Wu, Hsin-Ming
Lin, Jung-Mao
TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1081 - +

← 1 2 3 4 5 →