CMOS Programmable Divider for Zigbee Frequency Synthesizer

被引：0

作者：

Ismail, Nesreen M. H. ^{[1
]}

Othman, Masuri ^{[1
]}

机构：

[1] Univ Kebangsaan Malaysia, Inst MicroEngn & NanoElect, Bangi 43600, Malaysia

来源：

2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009) | 2009年

关键词：

Integer N Divider; Phase Locked Loop; Programmable Divider; Zigbee;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents 4-bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a 15/16 dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock and consumes 0.7 mW. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18-mu m CMOS process, and voltage supply 1.8V.

引用

页码：420 / 422

页数：3

共 50 条

[1] A 3.5 mW programmable high speed frequency divider for a 2.4 GHz CMOS frequency synthesizer
Argüello, AMG
Navarro, J
Van Noije, W
SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 144 - 148
[2] PLL frequency synthesizer with an auxiliary programmable divider
Sumi, Y
Obote, S
Kitai, N
Furuhashi, R
Matsuda, Y
Fukui, Y
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 532 - 536
[3] PLL frequency synthesizer with multi-programmable divider
Sumi, Y
Syoubu, K
Obote, S
Fukui, Y
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : C425 - C428
[4] Prescaler PLL frequency synthesizer with multi-programmable divider
Sumi, Y
Obote, S
Kitai, N
Ishii, H
Furuhashi, R
Fukui, Y
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (03) : 421 - 426
[5] Fully integrated CMOS frequency synthesizer for ZigBee applications
Singh, SK
Bhattacharyya, TK
Dutta, A
18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 780 - 783
[6] Ultra low power frequency divider for 2.45 GHz ZigBee frequency synthesizer
Sahafi, Ali
Sobhi, Jafar
Sahafi, Mahdi
Farhanieh, Omid
Koozehkanani, Ziaddin Daie
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 97 - 103
[7] Ultra low power frequency divider for 2.45 GHz ZigBee frequency synthesizer
Ali Sahafi
Jafar Sobhi
Mahdi Sahafi
Omid Farhanieh
Ziaddin Daie Koozehkanani
Analog Integrated Circuits and Signal Processing, 2013, 74 : 97 - 103
[8] Programmable CMOS injection-locked frequency divider
Yang, Y. -C.
Lin, K. -T.
ELECTRONICS LETTERS, 2010, 46 (21) : 1439 - 1440
[9] A Programmable Divider with Wide Division Range Applied in An FMCW Frequency Synthesizer
Dan, Wu
Li, Wei
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[10] A new PLL frequency synthesizer using multi-programmable divider
Sumi, Y
Syoubu, K
Obote, S
Fukui, Y
Itoh, Y
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 827 - 832

← 1 2 3 4 5 →