Mask phase and transmission variation effects on wafer critical dimensions for nodes 65nm and 45nm

被引:6
|
作者
Dufaye, F. [1 ]
Gough, S. [1 ]
Sundermann, F. [1 ]
Farys, V. [1 ]
Miyashita, H. [2 ]
Sartelli, L. [2 ]
Perissinotti, F. [2 ]
Buttgereit, U. [3 ]
Perlitz, S. [3 ]
Birkner, R. [3 ]
机构
[1] STMicroelect Crolles300, 850 Rue Jean Monnet, F-38926 Crolles, France
[2] Dai Nippon Photomasks Europe, I-20041 Agrate Brianza, Italy
[3] Carl Zeiss SMS GmbH, D-07740 Jena, Germany
关键词
D O I
10.1117/12.863147
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
In microelectronic industry, mainly from the 65nm node, phase shift photomasks (PSM) are increasingly used for critical layers, optical properties of the shifter (MoSi) giving a better control of critical dimensions (CD) in photoresist. Fab-users and maskshops have committed on specifications that restrict phase and transmission variations within certain limits. The goal of this study is to validate and/or update these previously admitted limits. A specific test reticle has been jointly designed with several structures representative of 65nm and 45nm nodes and then manufactured with a specific process in order to voluntarily degrade the phase and transmission uniformity within the mask. Knowing all CD and their related phase and transmission on mask, CD variations seen on wafers have been directly linked to phase and transmission variations. In parallel, rigorous simulations have been performed using Panoramic software in order to predict effects of phase and transmission variations on wafer. This reticle has been also used for early studies to evaluate the impact of phase and transmission variations on optical proximity correction (OPC) model.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] Reticle enhancement verification for the 65nm and 45nm nodes
    Lucas, Kevin
    Patterson, Kyle
    Boone, Robert
    Miramond, Corinne
    Borjon, Amandine
    Belledent, Jerome
    Toublan, Olivier
    Entradas, Jorge
    Trouiller, Yorick
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [2] Wafer flatness requirements for 45nm node (65nm hp) lithography process
    Okazaki, Motoya
    Ciari, R.
    James, L.
    Meng, B.
    Thompson, M.
    Dai, H.
    Xu, X.
    Liu, I.
    Dorflinger, D.
    Yung, B.
    Ngai, C.
    2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 356 - 358
  • [3] 65nm/45nm工艺及其相关技术
    翁寿松
    微纳电子技术, 2004, (07) : 10 - 14
  • [4] New ZRAM 10x better in tests at 65nm and 45nm nodes
    不详
    SOLID STATE TECHNOLOGY, 2007, 50 (01) : 24 - +
  • [5] The study of phase-angle and transmission specifications of 6% att-EAPSM for 90nm, 65nm and 45nm node wafer manufacturing patterning process
    Chen, Gong
    Garza, Cesar
    PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
  • [6] Tunable transmission phase mask options for 65/45nm node gate and contact processing
    Kasprowicz, BS
    Conley, W
    Ham, YM
    Cangemi, MJ
    Morgana, N
    Cangemi, MJ
    Cottle, R
    Progler, CJ
    Wu, W
    Litt, LC
    Cobb, J
    Roman, B
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 1469 - 1477
  • [7] Model-based scattering bars implementation for 65nm and 45nm nodes using IML™ technology
    Hsu, M
    Van Den Broeke, D
    Laidig, T
    Wampler, KE
    Hollerbach, U
    Socha, R
    Chen, JF
    Hsu, S
    Shi, XL
    Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 659 - 671
  • [8] Feasibility study of double exposure lithography for 65nm & 45nm node
    Hsu, S
    Van Den Broeke, D
    Chen, JF
    Park, J
    Hsu, MCW
    Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 252 - 264
  • [9] The impact of mask errors on the critical dimensions of butting feature on 65nm node
    Zhang, F
    Li, YQ
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XII, PTS 1 AND 2, 2005, 5853 : 767 - 775
  • [10] The impact of mask errors on the critical dimensions of butting feature on 65nm node
    Zhang, F., SPIE - The International Society for Optical Engineering (SPIE):