共 50 条
- [1] Reticle enhancement verification for the 65nm and 45nm nodes DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
- [2] Wafer flatness requirements for 45nm node (65nm hp) lithography process 2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 356 - 358
- [5] The study of phase-angle and transmission specifications of 6% att-EAPSM for 90nm, 65nm and 45nm node wafer manufacturing patterning process PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
- [6] Tunable transmission phase mask options for 65/45nm node gate and contact processing Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 1469 - 1477
- [7] Model-based scattering bars implementation for 65nm and 45nm nodes using IML™ technology Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 659 - 671
- [8] Feasibility study of double exposure lithography for 65nm & 45nm node Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 252 - 264
- [9] The impact of mask errors on the critical dimensions of butting feature on 65nm node PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XII, PTS 1 AND 2, 2005, 5853 : 767 - 775
- [10] The impact of mask errors on the critical dimensions of butting feature on 65nm node Zhang, F., SPIE - The International Society for Optical Engineering (SPIE):