A Modular Approach to Arithmetic and Logic Unit Design on a Reconfigurable Hardware Platform for Educational Purpose

被引:0
|
作者
Oztekin, Halit [1 ,2 ]
Temurtas, Feyzullab [1 ]
Gulbag, Ali [2 ]
机构
[1] Bozok Univ, Dept Elect & Elect Engn, Yozgat, Turkey
[2] Sakarya Univ, Inst Sci Technol, Dept Comp Engn, Sakarya, Turkey
关键词
Arithmetic and Logic Unit design; Educational tool; FPGA; Computer Architecture and Organization; Teaching method; Modular Approach;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The Arithmetic and Logic Unit (ALU) design is one of the important topics in Computer Architecture and Organization course in Computer and Electrical Engineering departments. There are ALU designs that have non-modular nature to be used as an educational tool. As the programmable logic technology has developed rapidly, it is feasible that ALU design based on Field Programmable Gate Array (FPGA) is implemented in this course. In this paper, we have adopted the modular approach to ALU design based on FPGA. All the modules in the ALU design are realized using schematic structure on Altera's Cyclone II Development board. Under this model, the ALU content is divided into four distinct modules. These are arithmetic unit except for multiplication and division operations, logic unit, multiplication unit and division unit. User can easily design any size of ALU unit since this approach has the modular nature. Then, this approach was applied to microcomputer architecture design named BZK.SAU.FPGA10.0 instead of the current ALU unit.
引用
收藏
页码:338 / +
页数:2
相关论文
共 50 条
  • [31] A Novel Approach of Full Adder and Arithmetic Logic Unit Design in Quantum Dot Cellular Automata
    Ghosh, Bahniman
    Singh, Chandramauli
    Salimath, Akshay Kumar
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 452 - 457
  • [32] Design and Evaluation of Arithmetic and Logic Unit Using Simulated Annealing
    Pavitra, Y. J.
    Jamuna, S.
    Manikandan, J.
    2023 10TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE, ISCMI, 2023, : 47 - 53
  • [33] Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA
    Sen, Bibhash
    Dutta, Manojit
    Banik, Debajyoty
    Singh, Dipak K.
    Sikdar, Biplab K.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 241 - 245
  • [34] Design of a DNA-based reversible arithmetic and logic unit
    Sarker, Ankur
    Babu, Hafiz Md. Hasan
    Rashid, Sarker Md Mahbubur
    IET NANOBIOTECHNOLOGY, 2015, 9 (04) : 226 - 238
  • [35] Design of Reversible Arithmetic Logic Unit with Built-In Testability
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    IEEE DESIGN & TEST, 2019, 36 (05) : 54 - 61
  • [36] Design of Reversible Arithmetic Logic Unit with Built-In Testability
    Harrison, Katherine
    Borutecene, Ahmet
    Lowgren, Jonas
    Enlund, Desiree
    Ringdahl, Rasmus
    Angelakis, Vangelis
    IEEE TECHNOLOGY AND SOCIETY MAGAZINE, 2021, 40 (03) : 60 - 65
  • [37] Design of Single Precision Floating Point Arithmetic Logic Unit
    Singh, Nisha
    Dhanabal, R.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 133 - 137
  • [38] Reconfigurable Hardware Design Approach for Economic Neural Network
    Khalil, Kasem
    Kumar, Ashok
    Bayoumi, Magdy
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (12) : 5094 - 5098
  • [39] Virtual hardware byte code as a design platform for reconfigurable embedded systems
    Lange, S
    Kebschull, U
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 302 - 307
  • [40] New Modular Product-Platform-Planning Approach to Design Macroscale Reconfigurable Unmanned Aerial Vehicles
    Chowdhury, Souma
    Maldonado, Victor
    Tong, Weiyang
    Messac, Achille
    JOURNAL OF AIRCRAFT, 2016, 53 (02): : 309 - 322