A minimized hardware architecture of fast Phong shader using Taylor series approximation in 3D graphics

被引:18
|
作者
Shin, HC [1 ]
Lee, JA [1 ]
Kim, LS [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Yusong Ku, Taejon 305701, South Korea
关键词
D O I
10.1109/ICCD.1998.727063
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most successful algorithms that bring realism to the world of 3D-image generation is Phong shading. But, Gouraud shading has been used instead of Phong shading because of per pixel computation and hardware costs. However, with continuous improvement of VLSI technologies and request for higher realism, realtime Phong shading will be the next technology-push in 3D graphics. Taylor series approximation is an algorithm of fast Phong shading algorithms that is appropriate for hardware implementation. But, the hardware implementation of this algorithm requires a large ROM table that induces an overhead in terms of hardware size. We reduced this overhead by minimizing the ROM table size while keeping visual quality through visual comparison. We minimized a large ROM table size of a uniform quantization method to 1/64 using an adaptive-compressed non-uniform quantization method. By minimizing the ROM table size, Mie could minimize the total hardware size to 1/56.
引用
收藏
页码:286 / 291
页数:6
相关论文
共 50 条
  • [1] A hardware cost minimized fast Phong shader
    Shin, HC
    Lee, JA
    Kim, LS
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 297 - 304
  • [2] VLSI implementation of phong shader in 3D graphics
    Sin, HC
    Lee, JA
    Kim, LS
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A417 - A420
  • [3] DiFi: Fast 3D distance field computation using graphics hardware
    Sud, A
    Otaduy, MA
    Manocha, D
    [J]. COMPUTER GRAPHICS FORUM, 2004, 23 (03) : 557 - 566
  • [4] Fast hologram synthesis for 3D geometry models using graphics hardware
    Petz, C
    Magnor, M
    [J]. PRACTICAL HOLOGRAPHY XVII AND HOLOGRAPHIC MATERIALS IX, 2003, 5005 : 266 - 275
  • [5] Fast 3D Iterative Reconstruction of PET Images Using PC Graphics Hardware
    Bai, Bing
    Smith, Anne M.
    [J]. 2006 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOL 1-6, 2006, : 2787 - 2790
  • [6] An instruction-systolic programmable shader architecture for multi-threaded 3D graphics processing
    Park, Jung-Wook
    Yang, Hoon-Mo
    Park, Gi-Ho
    Kim, Shin-Dug
    Weems, Charles C.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2010, 70 (11) : 1110 - 1118
  • [7] Toward acceleration of RSA using 3D graphics hardware
    Moss, Andrew
    Page, Daniel
    Smart, Nigel P.
    [J]. CRYPTOGRAPHY AND CODING, PROCEEDINGS, 2007, 4887 : 364 - 383
  • [8] Optimized stereo reconstruction using 3D graphics hardware
    Zach, C
    Klaus, A
    Reitinger, B
    Karner, K
    [J]. VISION, MODELING, AND VISUALIZATION 2003, 2003, : 119 - +
  • [9] Ultra-fast 3D filtered backprojection on commodity graphics hardware
    Xu, F
    Mueller, K
    [J]. 2004 2ND IEEE INTERNATIONAL SYMPOSIUM ON BIOMEDICAL IMAGING: MACRO TO NANO, VOLS 1 AND 2, 2004, : 571 - 574
  • [10] A PROCESSOR ARCHITECTURE FOR 3D GRAPHICS
    WANG, YU
    MANGASER, A
    SRINIVASAN, P
    [J]. IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1992, 12 (05) : 96 - 105