A minimized hardware architecture of fast Phong shader using Taylor series approximation in 3D graphics

被引:18
|
作者
Shin, HC [1 ]
Lee, JA [1 ]
Kim, LS [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Yusong Ku, Taejon 305701, South Korea
关键词
D O I
10.1109/ICCD.1998.727063
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most successful algorithms that bring realism to the world of 3D-image generation is Phong shading. But, Gouraud shading has been used instead of Phong shading because of per pixel computation and hardware costs. However, with continuous improvement of VLSI technologies and request for higher realism, realtime Phong shading will be the next technology-push in 3D graphics. Taylor series approximation is an algorithm of fast Phong shading algorithms that is appropriate for hardware implementation. But, the hardware implementation of this algorithm requires a large ROM table that induces an overhead in terms of hardware size. We reduced this overhead by minimizing the ROM table size while keeping visual quality through visual comparison. We minimized a large ROM table size of a uniform quantization method to 1/64 using an adaptive-compressed non-uniform quantization method. By minimizing the ROM table size, Mie could minimize the total hardware size to 1/56.
引用
收藏
页码:286 / 291
页数:6
相关论文
共 50 条
  • [31] A graphics hardware implementation of the generalized hough transform for fast object recognition, scale, and 3D pose detection
    Strzodka, R
    Ihrke, I
    Magnor, M
    [J]. 12TH INTERNATIONAL CONFERENCE ON IMAGE ANALYSIS AND PROCESSING, PROCEEDINGS, 2003, : 188 - 193
  • [32] Real-time 3D computed tomographic reconstruction using commodity graphics hardware
    Xu, Fang
    Mueller, Klaus
    [J]. PHYSICS IN MEDICINE AND BIOLOGY, 2007, 52 (12): : 3405 - 3419
  • [33] Multi-level texture caching for 3D graphics hardware
    Cox, M
    Bhandari, N
    Shantz, M
    [J]. 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 86 - 97
  • [34] Reduce the memory bandwidth of 3D graphics hardware with a novel rasterizer
    Chen, CH
    Lee, CY
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (04) : 377 - 391
  • [35] Hardware Efficient Architecture for 2D DCT and IDCT Using Taylor-Series Expansion of Trigonometric Functions
    Mukherjee, Debasish
    Mukhopadhyay, Susanta
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2020, 30 (08) : 2723 - 2735
  • [36] Architecture for Vertex Transformation and Triangle Clipping In 3D Graphics
    Liu, Bozhi
    Sun, Tao
    Zhou, Li
    Wang, Jia
    Zhang, Yuanzhi
    [J]. PROGRESS IN MECHATRONICS AND INFORMATION TECHNOLOGY, PTS 1 AND 2, 2014, 462-463 : 1040 - +
  • [37] USING OF MODERN 3D GRAPHICS EDITORS
    Brazina, David
    [J]. APLIMAT 2005 - 4TH INTERNATIONAL CONFERENCE, PT II, 2005, : 253 - 256
  • [38] A cost effective architecture for HDTV with 2D/3D graphics
    Kovacevic, B
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, 2000, : 380 - 381
  • [39] Acceleration of 3D, nonlinear warping using standard video graphics hardware: implementation and initial validation
    Levin, D
    Dey, D
    Slomka, PJ
    [J]. COMPUTERIZED MEDICAL IMAGING AND GRAPHICS, 2004, 28 (08) : 471 - 483
  • [40] An hardware architecture for 3D object tracking and motion estimation
    Lanvin, P
    Noyer, JC
    Benjelloun, M
    [J]. 2005 IEEE International Conference on Multimedia and Expo (ICME), Vols 1 and 2, 2005, : 330 - 333