VLSI implementation of phong shader in 3D graphics

被引：0

作者：

Sin, HC ^{[1
]}

Lee, JA ^{[1
]}

Kim, LS ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Yusong Ku, Taejon 305701, South Korea

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

With continuous improvement of VLSI technologies and request of higher realism, real-time Phong shading will be the next technology-push in 3D graphics. Taylor series approximation is appropriate for hardware implementation of Phong shading. We determined hardware size of Taylor series approximation in terms of hardware minimization through visual comparison and implemented Taylor series approximation in a 3-stage pipelined architecture.

引用

页码：A417 / A420

页数：4

共 50 条

[1] A minimized hardware architecture of fast Phong shader using Taylor series approximation in 3D graphics
Shin, HC
Lee, JA
Kim, LS
[J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 286 - 291
[2] CUSTOM VLSI IN THE 3D GRAPHICS PIPELINE
THAYER, LJ
[J]. HEWLETT-PACKARD JOURNAL, 1989, 40 (06): : 74 - 77
[3] A Tessellator Based on a Vertex Shader for Bandwidth-Efficient Mobile 3D Graphics
Chung, Kyusik
Yu, Chang-Hyo
Kim, Donghyun
Kim, Lee-Sup
[J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 709 - 710
[4] VLSI implementation of 3D sound movement
Iwanaga, N
Onoye, T
Shirakawa, I
Kobayashi, W
Furuya, K
[J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A21 - A24
[5] A Parallel Implementation of 3D Graphics Pipeline
Fu, Wenjiong
Li, Tao
Zhang, Yuxiang
[J]. ADVANCES IN NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY, ICNC-FSKD 2022, 2023, 153 : 1346 - 1354
[6] Tessellation-Enabled Shader for a Bandwidth-Limited 3D Graphics Engine
Chung, Kyusik
Yu, Chang-Hyo
Kim, Donghyun
Kim, Lee-Sup
[J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 367 - 370
[7] FPGA IMPLEMENTATION OF A SIMPLE 3D GRAPHICS PIPELINE
Kasik, Vladimir
Kurecka, Ales
[J]. ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2015, 13 (01) : 39 - 47
[8] An Implementation of Post Processing Technique in 3D Graphics
Pathak, Saket Kumar
Choudhary, Ankur
[J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2014, : 85 - 88
[9] 3D Graphics Engine Technology Research and Implementation
Liu Yijun
Chen Wenbin
He Xiaoman
[J]. ICCSIT 2010 - 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 4, 2010, : 697 - 700
[10] An instruction-systolic programmable shader architecture for multi-threaded 3D graphics processing
Park, Jung-Wook
Yang, Hoon-Mo
Park, Gi-Ho
Kim, Shin-Dug
Weems, Charles C.
[J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2010, 70 (11) : 1110 - 1118

← 1 2 3 4 5 →