Evolution of binary decision diagrams for digital circuit design using genetic programming

被引:0
|
作者
Sakanashi, H
Higuchi, T
Iba, H
Kakazu, Y
机构
[1] Hokkaido Univ, Kita Ku, Sapporo, Hokkaido 060, Japan
[2] Electrotech Lab, Tsukuba, Ibaraki 304, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes the methodology for hardware evolution by genetic programming (GP). By adopting Binary Decision Diagrams (BDDs) as hardware representation, larger circuits can be evolved, and they will be easily verified by utilizing commercial CAD software. The hardware descriptions specified in BDDs are improved by GP operators, to synthesize various combinatorial logical circuits. From the viewpoint of GP, however, some constraints of BDD must be satisfied during its search process. In other words, GP must search not only in phenotype space, but also in genotype space. In order to resolve this problem, in this paper, we attempt two approaches. One concerns the operations to obtain BDDs satisfying the genotypical constraints, and the other is the method for balancing phenotypic and genotypic evaluations.
引用
收藏
页码:470 / 481
页数:12
相关论文
共 50 条
  • [1] Reversible Circuit Synthesis Using Binary Decision Diagrams
    Podlaski, Krzysztof
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 235 - 238
  • [2] Factorization using binary decision diagrams
    Raddum, Havard
    Varadharajan, Srimathi
    CRYPTOGRAPHY AND COMMUNICATIONS-DISCRETE-STRUCTURES BOOLEAN FUNCTIONS AND SEQUENCES, 2019, 11 (03): : 443 - 460
  • [3] Factorization using binary decision diagrams
    Håvard Raddum
    Srimathi Varadharajan
    Cryptography and Communications, 2019, 11 : 443 - 460
  • [4] Digital Channel Capacity Calculation Using Augmented Ordered Binary Decision Diagrams
    Herrmann, Johannes U.
    Soh, Sieteng
    2013 IEEE 16TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE 2013), 2013, : 368 - 373
  • [5] Timing simulation of digital circuits with binary decision diagrams
    Ubar, R
    Jutman, A
    Peng, Z
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 460 - 466
  • [6] Area and Delay Optimization of Binary Decision Diagrams Mapped Circuit
    Zhang Huihong
    Chen Zhiwen
    Wang Pengjun
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (03) : 725 - 731
  • [7] Area and Delay Optimization of Binary Decision Diagrams Mapped Circuit
    Zhang H.
    Chen Z.
    Wang P.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2019, 41 (03): : 725 - 731
  • [8] ORDERED BINARY DECISION DIAGRAMS AND CIRCUIT STRUCTURE EXTENDED ABSTRACT
    BERMAN, CL
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 392 - 395
  • [9] CIRCUIT WIDTH, REGISTER ALLOCATION, AND ORDERED BINARY DECISION DIAGRAMS
    BERMAN, CL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (08) : 1059 - 1066
  • [10] GENETIC ALGORITHM FOR BINARY AND FUNCTIONAL DECISION DIAGRAMS OPTIMIZATION
    Stojkovic, Suzana
    Velickovic, Darko
    Moraga, Claudio
    FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2018, 31 (02) : 169 - 187