Tunneling-triggered bipolar action in junctionless tunnel field-effect transistor

被引:8
|
作者
Gundapaneni, Suresh [1 ]
Goswami, Aranya [2 ]
Badami, Oves [3 ]
Cuduvally, Ramya [4 ]
Konar, Aniruddha [1 ]
Bajaj, Mohit [1 ]
Murali, Kota V. R. M. [1 ]
机构
[1] IBM India, SRDC, Bangalore, Karnataka, India
[2] Indian Inst Technol, Dept Elect & Elect Commun, Kharagpur 721302, W Bengal, India
[3] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
[4] SUNY Albany, Coll Nanoscale Sci & Engn, Albany, NY 12222 USA
关键词
Semiconductor junctions;
D O I
10.7567/APEX.7.124302
中图分类号
O59 [应用物理学];
学科分类号
摘要
We analyse a novel hybrid semiconductor field-effect transistor (FET), known as the junctionless tunnel FET (JL-TFET). We show that a parasitic bipolar transistor action, which is highly undesirable in conventional metal/oxide/semiconductor FETs and junctionless transistors, is the mechanism that activates the JL-TFET ON state. It is found that the sub-threshold slope (SS) in the JL-TFET is strongly dependent on the silicon thickness and a sub-60 mV/decade SS is observed for a thin silicon body only. We further study the JL-TFET design parameters as regards the effects of the control gate workfunction, P-gate workfunction, and isolation region on the JL-TFET characteristics. (C) 2014 The Japan Society of Applied Physics
引用
下载
收藏
页数:4
相关论文
共 50 条
  • [21] Planar Junctionless Field-Effect Transistor for Detecting Biomolecular Interactions
    Shukla, Rajendra P.
    Bomer, J. G.
    Wijnperle, Daniel
    Kumar, Naveen
    Georgiev, Vihar P.
    Singh, Aruna Chandra
    Krishnamoorthy, Sivashankar
    Garcia, Cesar Pascual
    Pud, Sergii
    Olthuis, Wouter
    SENSORS, 2022, 22 (15)
  • [22] A junctionless tunnel field effect transistor with low subthreshold slope
    Ghosh, Bahniman
    Bal, Punyasloka
    Mondal, Partha
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (03) : 428 - 436
  • [23] Performance and Analysis of Stack Junctionless Tunnel Field Effect Transistor
    Kaushal Nigam
    PN Kondekar
    Bandi Venkata Chandan
    Satyendra Kumar
    Vinay Anand Tikkiwal
    Km. Sucheta Dharmender
    Eshaan Singh
    Shubham Bhardwaj
    Savitesh Choubey
    Silicon, 2022, 14 : 1549 - 1558
  • [24] RESONANT TUNNELING GATE FIELD-EFFECT TRANSISTOR
    CAPASSO, F
    SEN, S
    BELTRAM, F
    CHO, AY
    ELECTRONICS LETTERS, 1987, 23 (05) : 225 - 226
  • [25] Performance and Analysis of Stack Junctionless Tunnel Field Effect Transistor
    Nigam, Kaushal
    Kondekar, P. N.
    Chandan, Bandi Venkata
    Kumar, Satyendra
    Tikkiwal, Vinay Anand
    Dharmender
    Singh, Km. Sucheta
    Bhardwaj, Eshaan
    Choubey, Shubham
    Chaturvedi, Savitesh
    SILICON, 2022, 14 (04) : 1549 - 1558
  • [26] Dual material gate junctionless tunnel field effect transistor
    Bal, Punyasloka
    Ghosh, Bahniman
    Mondal, Partha
    Akram, M. W.
    Tripathi, Ball Mukund Mani
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) : 230 - 234
  • [27] LATERAL RESONANT TUNNELING FIELD-EFFECT TRANSISTOR
    CHOU, SY
    HARRIS, JS
    PEASE, RFW
    APPLIED PHYSICS LETTERS, 1988, 52 (23) : 1982 - 1984
  • [28] Tunneling Field-Effect Transistor: Effect of Strain and Temperature on Tunneling Current
    Guo, Peng-Fei
    Yang, Li-Tao
    Yang, Yue
    Fan, Lu
    Han, Gen-Quan
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (09) : 981 - 983
  • [29] Dielectric Engineered Tunnel Field-Effect Transistor
    Ilatikhameneh, Hesameddin
    Ameen, Tarek A.
    Klimeck, Gerhard
    Appenzeller, Joerg
    Rahman, Rajib
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 1097 - 1100
  • [30] Planar graphene tunnel field-effect transistor
    Katkov, V. L.
    Osipov, V. A.
    APPLIED PHYSICS LETTERS, 2014, 104 (05)