Convective heat transfer from a die-stacked electronic package

被引:4
|
作者
Natarajan, Venkat [1 ]
机构
[1] Intel Technol India Pvt Ltd, Bangalore 560001, Karnataka, India
关键词
D O I
10.1109/ITHERM.2008.4544388
中图分类号
O414.1 [热力学];
学科分类号
摘要
Convective heat transfer from a vertically stacked [3-D] electronic package (die-stacking) mounted in between two circuit boards is numerically investigated. Heat transfer characteristics of single chip packages and multiple-die packages for both two and four die stack are presented and compared. The package Reynolds number, based on the package height and upstream velocity, ranges from 150 to about 1000. The channel aspect ratios is approximately H/B = 9 with flow bypass > 5B, wherein B is package height and W is the height of the channel. The effect of board conduction on the heat transfer performance from the package is also quantified. A valuable finding is that, in the present set of configurations, the heat transfer for a multi-die stack, such as a two-die stack or a four-die stack, can be reasonably predicted using the heat transfer information from a single chip package by employing a simple scalar factor. Finally, the effects of non-uniform heating on the die temperatures of the different packages in a stack are examined.
引用
收藏
页码:1132 / 1138
页数:7
相关论文
共 50 条
  • [31] Convective heat transfer characteristics within a multi-package during precooling
    Eddine, Ahmad Nasser
    Duret, Steven
    Flick, Denis
    Moureh, Jean
    JOURNAL OF FOOD ENGINEERING, 2023, 359
  • [32] Fundamental Research on Convective Heat Transfer in Electronic Cooling Technology
    C.F.Ma
    Y.P.Can
    Y.Q.Tian
    D.H.Lei
    Journal of Thermal Science, 1992, (01) : 30 - 32
  • [33] Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers
    Shahab, Amna
    Zhu, Mingcan
    Margaritov, Artemiy
    Grot, Boris
    2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2018, : 559 - 572
  • [34] Characterizing Large Dataset GPU Compute Workloads Targeting Systems with Die-Stacked Memory
    Ramanathan, Srividya
    Hazari, Gautam
    Lahiri, Kanishka
    Spadini, Francesco
    2015 IEEE 22ND INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2015, : 204 - 213
  • [35] A Dual Grain Hit-Miss Detector for Large Die-Stacked DRAM Caches
    El-Nacouzi, Michel
    Atta, Islam
    Papadopoulou, Myrto
    Zebchuk, Jason
    Jerger, Natalie Enright
    Moshovos, Andreas
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 89 - 92
  • [36] Analysis of laminar convective heat transfer in micro heat exchanger for stacked multi-chip module
    Kang, MK
    Shin, JH
    Lee, HH
    Chun, K
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2005, 11 (11): : 1176 - 1186
  • [37] Analysis of laminar convective heat transfer in micro heat exchanger for stacked multi-chip module
    Moon Koo Kang
    Joong Han Shin
    Hae-Hyung Lee
    Kukjin Chun
    Microsystem Technologies, 2005, 11 : 1176 - 1186
  • [38] FEM analysis of moisture distribution in stacked die package
    Hua, Z. K.
    Li, C. Y.
    Luo, Y. X.
    Cao, L. Q.
    Zhang, J. H.
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 805 - +
  • [39] Moisture assist delamination in multiple die stacked package
    Wang, Jun
    Gu, Jin
    Jiang, Lei
    Xiao, Fei
    Shao, Binxian
    PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 227 - 233
  • [40] i-MIRROR: A Software Managed Die-Stacked DRAM-Based Memory Subsystem
    Ryoo, Jee Ho
    Ganesan, Karthik
    Chen, Yao-Min
    John, Lizy K.
    2015 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2015, : 82 - 89