i-MIRROR: A Software Managed Die-Stacked DRAM-Based Memory Subsystem

被引:3
|
作者
Ryoo, Jee Ho [1 ]
Ganesan, Karthik [2 ]
Chen, Yao-Min [2 ]
John, Lizy K. [1 ]
机构
[1] Univ Texas Austin, Austin, TX 78712 USA
[2] Oracle Corp, Redwood City, CA USA
关键词
CACHE;
D O I
10.1109/SBAC-PAD.2015.34
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
paper presents an operating system managed die-stacked DRAM called i-MIRROR that mirrors high locality pages from off-chip DRAM. Optimizing the problems of reducing cache tag area, reducing transfer bandwidth and improving hit latency altogether while using die-stacked DRAM as hardware cache is extremely challenging. In this paper, we show that performance and energy efficiency can be obtained by software management of die-stacked DRAM, which eliminates the need for tags, the source of aforementioned problems. In the proposed scheme, the operating system loads pages from disks to die-stacked DRAM on a page fault at the same time as they are loaded to off-chip DRAM. Our scheme maintains the pages in off-chip and die-stacked DRAM in a synchronized/mirrored state by exploiting the parallel loading capability to die-stacked and off-chip DRAM from the disk. This eliminates the need for physical page movement to the slower off-chip DRAM upon eviction from die-stacked DRAM. Requests for pages that got evicted from die-stacked DRAM are simply serviced by the slower off-chip DRAM to prevent frequent data movements of large pages and thrashing between conflicting pages. The operating system periodically monitors the usage of the pages in off-chip DRAM and promotes high locality pages to die-stacked DRAM. Our evaluations show that the proposed hardware-assisted software-managed i-MIRROR scheme achieves an IPC improvement of 13% while consuming 6% less energy than prior state-of-the-art die-stacked caching schemes and 79% improvement in terms of IPC and 72% in terms of energy savings over systems without die-stacked DRAM support.
引用
收藏
页码:82 / 89
页数:8
相关论文
共 5 条
  • [1] A Software-managed Approach to Die-stacked DRAM
    Oskin, Mark
    Loh, Gabriel H.
    [J]. 2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 188 - 200
  • [2] SELF: A High Performance and Bandwidth Efficient Approach to Exploiting Die-stacked DRAM as Part of Memory
    Guo, Yuhua
    Liu, Qing
    Xiao, Weijun
    Huang, Ping
    Podhorszki, Norbert
    Klasky, Scott
    He, Xubin
    [J]. 2017 IEEE 25TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2017, : 187 - 197
  • [3] A Cost-effective and Energy-efficient Architecture for Die-stacked DRAM/NVM Memory Systems
    Guo, Yuhua
    Xiao, Weijun
    Liu, Qing
    He, Xubin
    [J]. 2018 IEEE 37TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2018,
  • [4] CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory
    Chen, Ke
    Li, Sheng
    Muralimanohar, Naveen
    Ahn, Jung Ho
    Brockman, Jay B.
    Jouppi, Norman P.
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 33 - 38
  • [5] DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis
    Kim, Jae-San
    Yang, Joon-Sung
    [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,