Design, Fabrication and Characterization of Low-Cost Glass Interposers with Fine-Pitch Through-Package-Vias

被引:0
|
作者
Sukumaran, Vijay [1 ]
Bandyopadhyay, Tapobrata [1 ]
Chen, Qiao [1 ]
Kumbhat, Nitesh [1 ]
Liu, Fuhan [1 ]
Pucha, Raghu [1 ]
Sato, Yoichiro [2 ]
Watanabe, Mitsuru [2 ]
Kitaoka, Kenji [2 ]
Ono, Motoshi [2 ]
Suzuki, Yuya [3 ]
Karoui, Choukri [4 ]
Nopper, Christian [4 ]
Swaminathan, Madhavan [1 ]
Sundaram, Venky [1 ]
Tummala, Rao [1 ]
机构
[1] Georgia Inst Technol, Syst Packaging Res Ctr 3D, 813 Ferst Dr NW, Atlanta, GA 30332 USA
[2] Asahi Glass Inc, Tokyo, Japan
[3] Zeon Corp, Tokyo, Japan
[4] STMicrolectron, Tours, France
关键词
Glass interposer; laser ablation; Electrical design; fine line wiring; through package via; mechanical modeling;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates thin glass interposers with fine pitch through package vias (TPV) as a low cost and high I/O substrate for 3D integration. Interposers for packaging of ULK and 3D-ICs need to support large numbers of die to die interconnections with I/O pitch below 50 mu m. Current organic substrates are limited by CTE mismatch, wiring density, and poor dimensional stability. Wafer based silicon interposers can achieve high I/Os at fine pitch, but are limited by high cost. Glass is an ideal interposer material due to its insulating property, large panel availability and CTE match to silicon. The main focus of this work is on a) electrical and mechanical design, b) TPV and fine line formation and c) integration process and electrical characterization of thin glass interposers. This work for the first time demonstrates high throughput formation of 30 mu m pitch TPVs in ultrathin glass using a parallel laser process. An integration process was demonstrated for glass interposer with polymer build-up layers on both sides. The glass interposer had stable electrical properties up to 20GHz and low insertion loss of less than 0.15dB was measured for TPVs at 9GHz.
引用
收藏
页码:583 / 588
页数:6
相关论文
共 40 条
  • [21] Development of Large Die Fine-Pitch Cu/low-k FCBGA Package with through Silicon via (TSV) Interposer
    Chai, Tai Chong
    Zhang, Xiaowu
    Lau, John H.
    Selvanayagam, Cheryl S.
    Damaruganath, Pinjala
    Hoe, Yen Yi Germaine
    Ong, Yue Ying
    Rao, Vempati Srinivas
    Wai, Eva
    Li, Hong Yu
    Liao, E. Bin
    Ranganathan, Nagarajan
    Vaidyanathan, Kripesh
    Liu, Shiguo
    Sun, Jiangyan
    Ravi, Mullapudi
    Vath, Charles J., III
    Tsutsumi, Yoshihiro
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (05): : 660 - 672
  • [22] Underfill Selection, Characterization, and Reliability Study for Fine-Pitch, Large Die Cu/Low-K Flip Chip Package
    Ong, Yue Ying
    Ho, Soon Wee
    Sekhar, Vasarla Nagendra
    Ong, Xuefen
    Ong, Jimmy
    Zhang, Xiaowu
    Vaidyanathan, Kripesh
    Yoon, Seung Uk
    Lau, John H.
    Kheng, Lim Yeow
    Yeo, David
    Chan, Kai Chong
    Zhang, Yanfeng
    Tan, Juan Boon
    Sohn, Dong Kyun
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (03): : 279 - 290
  • [23] Investigation of low-cost through glass vias formation on borosilicate glass by picosecond laser-induced selective etching
    Li Chen
    Daquan Yu
    Journal of Materials Science: Materials in Electronics, 2021, 32 : 16481 - 16493
  • [24] Investigation of low-cost through glass vias formation on borosilicate glass by picosecond laser-induced selective etching
    Chen, Li
    Yu, Daquan
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2021, 32 (12) : 16481 - 16493
  • [25] Development of Low-cost Wafer Level Package through Integrated Design and Simulation Analysis
    Tee, Tong Yan
    Siew, Glen
    Chen, Haoyang
    Soh, Serine
    Kang, In Soo
    Kim, Jong Heon
    Lee, Teck Kheng
    Ser, Bok Leng
    Ng, Hun Shen
    Hoe, Germaine
    Gao, Shan
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 549 - 555
  • [26] Modeling, Fabrication, and Characterization of Low-Cost and High-Performance Polycrystalline Panel-Based Silicon Interposer With Through Vias and Redistribution Layers
    Chen, Qiao
    Suzuki, Yuya
    Kumar, Gokul
    Sundaram, Venky
    Tummala, Rao R.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (12): : 2035 - 2041
  • [27] Design and fabrication of low-cost thermal imaging optics using precision chalcogenide glass molding
    Curatu, George
    CURRENT DEVELOPMENTS IN LENS DESIGN AND OPTICAL ENGINEERING IX, 2008, 7060
  • [28] Design, Fabrication, and Optical Characterization of a Low-Cost and Open-Source Spin Coater
    Sadegh-cheri, Mohammad
    JOURNAL OF CHEMICAL EDUCATION, 2019, 96 (06) : 1268 - 1272
  • [29] Characterization of Fine-Pitch Solder Bump Joint and Package Warpage for Low K High-Pin-Count Flip-Chip BGA through Shadow Moire and Micro Moire Techniques
    Liu, An-Hong
    Wang, David W.
    Huang, Hsiang-Ming
    Sun, Ming
    Lin, Muh-Ren
    Zhong, Chonghua
    Hwang, Sheng-Jye
    Lu, Hsuan-Heng
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 431 - 440
  • [30] Modeling, Design, Fabrication and Characterization of First Large 2.5D Glass Interposer as a Superior Alternative to Silicon and Organic Interposers at 50 micron bump pitch
    Sawyer, Brett
    Lu, Hao
    Suzuki, Yuya
    Takagi, Yutaka
    Kobayashi, Makoto
    Smet, Vanessa
    Sakai, Taiji
    Sundaram, Venky
    Tummala, Rao
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 742 - 747