Advanced Scheduling Techniques with the Pliant System for High-Level Grid Brokering

被引:0
|
作者
Dombi, Jozsef Daniel [1 ]
Kertesz, Attila
机构
[1] Univ Szeged, Inst Informat, Arpad Ter 2, H-6720 Szeged, Hungary
来源
关键词
Pliant system; Sigmoid function; Grid computing; Meta-brokering;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Here we will present advanced scheduling techniques with a weighted fitness function for an adaptive grid meta-brokering using the Pliant system, in order to cope with the high uncertainty ruling current Grid systems. The algorithms are based on the Pliant concept, which is a specific part of fuzzy logic theory. This tool is also capable of creating functions, classifying sets and making decisions. We construct and show how well our new algorithms perform in a grid simulation environment. The results obtained demonstrate that these novel scheduling techniques produce better performance scores, hence the load of Grid systems can be more balanced.
引用
收藏
页码:173 / +
页数:3
相关论文
共 50 条
  • [1] SCHEDULING SOLUTION FOR GRID META-BROKERING USING THE PLIANT SYSTEM
    Dombi, Jozsef Daniel
    Kertesz, Attila
    ICAART 2010: PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON AGENTS AND ARTIFICIAL INTELLIGENCE, VOL 2: AGENTS, 2010, : 46 - 53
  • [2] Advanced High-Level Synthesis techniques based on metamodel
    Cieszewski, Radoslaw
    Romaniuk, Ryszard
    Pozniak, Krzysztof
    Linczuk, Maciej
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2024, 70 (04) : 1049 - 1056
  • [3] Scheduling and allocation in high-level synthesis using stochastic techniques
    Sait, SM
    Ali, S
    Benten, MST
    MICROELECTRONICS JOURNAL, 1996, 27 (08) : 693 - 712
  • [4] Probabilistic Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Wickerson, John
    Constantinides, George A.
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203
  • [5] Net scheduling in high-level synthesis
    Prihozhy, A
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 26 - 35
  • [6] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [7] HIGH-LEVEL DATA STRUCTURE - GRID
    GEHANI, N
    COMPUTER LANGUAGES, 1979, 4 (02): : 93 - 98
  • [8] High-level grid execution patterns
    Amin, K
    von Laszewski, G
    DISTRIBUTED COMPUTING - IWDC 2004, PROCEEDINGS, 2004, 3326 : 543 - 543
  • [9] Effective techniques for high-level ATPG
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 225 - 230
  • [10] High-level test compaction techniques
    Ravi, S
    Lakshminarayana, G
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (07) : 827 - 841