共 50 条
- [41] A formal verification method of scheduling in high-level synthesis ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
- [43] Automatic verification of scheduling results in high-level synthesis DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64
- [44] Integrated scheduling and allocation of high-level test synthesis ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 81 - 87
- [45] High-level frameworks for the specification and verification of scheduling problems International Journal on Software Tools for Technology Transfer, 2018, 20 : 397 - 422
- [46] The integrated scheduling and allocation of high-level test synthesis IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (01): : 145 - 158
- [47] Advanced Techniques for Modelling of AS/RS Systems in Automotive Industry Using High-level Petri Nets 2015 16TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2015, : 261 - 266
- [48] DIADES - A HIGH-LEVEL SYNTHESIS SYSTEM 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1895 - 1898
- [49] A High-Level IR Transformation System EURO-PAR 2013: PARALLEL PROCESSING WORKSHOPS, 2014, 8374 : 647 - 656
- [50] DESIGN OF A HIGH-LEVEL DIAGNOSTIC SYSTEM JOURNAL OF VIBRATION ACOUSTICS STRESS AND RELIABILITY IN DESIGN-TRANSACTIONS OF THE ASME, 1984, 106 (01): : 17 - 21