Orthotropic Stress Field Induced by TSV and Its Impact on Device Performance

被引:0
|
作者
Hsieh, C. C. [1 ]
Teng, H. A. [1 ]
Jeng, S. P. [1 ]
Jan, S. B. [1 ]
Chen, M. F. [1 ]
Chang, J. H. [1 ]
Chang, C. H. [1 ]
Yang, K. F. [1 ]
Lin, Y. C. [1 ]
Wu, T. J. [1 ]
Chiou, W. C. [1 ]
Hou, S. Y. [1 ]
Yu, Doug C. H. [1 ]
机构
[1] Taiwan Semicond Mfg Co Ltd, Res & Dev, Hsinchu, Taiwan
关键词
RAMAN-SPECTROSCOPY; SILICON; GAP;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An orthotropic stress field was observed in the vicinity of the Cu-filled TSV on nominal (100) silicon substrate from both mu Raman measured data and validated FEM result. The orthotropic elastic behavior of silicon in the (100) plane is believed to be the reason. The FEM model was further validated by the comparison with the measured electrical data, and used to predict the device performance shift under the influence of the TSV-induced stress. The performance shift pattern also showed an orthotropic pattern. This finding has profound implication on 3D silicon stacking design rule and system integration.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Comprehensive Analysis of Thermal Mechanical Stress induced by Cu TSV and its Impact on Device Performance
    Song, Chongshen
    He, Ran
    Yu, Daquan
    Wan, Lixi
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 85 - 89
  • [2] Impact of TSV Induced Thermo-mechanical Stress on Semiconductor Device Performance
    Lee, Hui Min
    Liu, En-Xiao
    Samudra, G. S.
    Li, Er-Ping
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 189 - 192
  • [3] Influence of process-induced stress on device characteristics and its impact on scaled device performance
    Smeys, P
    Griffin, PB
    Rek, ZU
    De Wolf, I
    Saraswat, KC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (06) : 1245 - 1252
  • [4] Comprehensive Study of the Impact of TSV Induced Thermo-mechanical Stress on 3D IC Device Performance
    Lee, Hui Min
    Li, Er-Ping
    Liu, En-Xiao
    Samudra, G. S.
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 36 - 39
  • [5] Via-Middle Through-Silicon Via with Integrated Airgap to Zero TSV-induced Stress Impact on Device Performance
    Civale, Yann
    Van Huylenbroeck, Stefaan
    Redolfi, Augusto
    Guo, Wei
    Gavan, Khashayar Babaei
    Jaenen, Patrick
    La Manna, Antonio
    Beyer, Gerald
    Swinnen, Bart
    Beyne, Eric
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1420 - 1424
  • [6] The influence of oxidation-induced stress on the generation current and its impact on scaled device performance
    Smeys, P
    Griffin, PB
    Rek, ZU
    DeWolf, I
    Saraswat, KC
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 709 - 712
  • [7] Impact of TSV Integration on 14nm FinFET Device Performance
    England, Luke
    Kannan, Sukeshwar
    Agarwal, Rahul
    Smith, Daniel
    2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [8] TSV Induced Stress Model and Its Application in Delay Estimation
    Chawla, Raghav
    Yadav, Sarita
    Sharma, Arvind
    Kaur, Baljit
    Pratap, Rajendra
    Anand, Bulusu
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [9] Modeling Field Effect in Black Silicon and Its Impact on Device Performance
    Heinonen, Juha
    Pasanen, Toni P.
    Vahanissi, Ville
    Juntunen, Mikko A.
    Savin, Hele
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1645 - 1652
  • [10] Stress-induced Effects Caused by 3D IC TSV Packaging in Advanced Semiconductor Device Performance
    Sukharev, V.
    Kteyan, A.
    Choy, J-H
    Hovsepyan, H.
    Markosian, A.
    Zschech, E.
    Huebner, R.
    FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2011, 2011, 1395