Structure of Boost DC and Multilevel Inverter with Reduced Switches for 7 level

被引：0
|
作者：
Kumar, Kanike Vinod [1 ]
Kumar, R. Saravana [1 ]
机构：
[1] Vellore Inst Technol, Sch Elect Engn, Vellore, Tamil Nadu, India
来源：
2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT) | 2019年
关键词：
DC-DC boost converter; multilevel inverter; PWM methods; THD; PULSEWIDTH MODULATION; CONVERTERS; TOPOLOGIES;
D O I：
10.1109/i-pact44901.2019.8960180
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Requirement of power saving is essential for the present scenario. Conventional Multilevel Inverters (MLI) are having more switches, but they have wide range of attractive applications with effective results. The research article presents a novel structure of reduced switch single phase seven level multilevel inverter. Each DC source in the proposed structure is integrated with DC boost converter. Therefore, the proposed structure ensures the less switching losses, reduced size and cost of the structure. Comparative study of proposed MLI and conventional cascaded MLI is presented with various logical analyses of pulse width modulation (PWM) methods. The performance analysis in terms of THD is presented with the comparison of cascaded MLI and proposed MLI. Simulation design and validation of the comparative analysis is carried with MATLAB/SIMULINK.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] A New Seven Level Symmetric Inverter with Reduced Number of Switches and DC Sources
    Balamurugan, M.
    Prakash, Gnana M.
    Umashankar, S.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [22] A Novel Nine-Level Boost Inverter with Reduced Structure and Simple DC Link Capacitor Control
    Salari, O.
    Nouri, M.
    Hashtrudi-Zaad, K.
    Bakhshai, A.
    Jain, P.
    [J]. 2017 19TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'17 ECCE EUROPE), 2017,
  • [23] A Level Dependent Source Concoction Multilevel Inverter Topology with a Reduced Number of Power Switches
    Jose, S. Edwin
    Titus, S.
    [J]. JOURNAL OF POWER ELECTRONICS, 2016, 16 (04) : 1316 - 1323
  • [24] Design of multilevel inverter using Nearest Level Control Technique with reduced power switches
    Dhayalini, K.
    Vinothini, N.
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 568 - 571
  • [25] A new submodule-based generalized multilevel inverter topology with reduced switches and DC sources
    Seifi, Ali
    Hosseini, Seyed Hossein
    Tarafdar Hagh, Mehrdad
    Hosseinpour, Majid
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (09) : 4421 - 4441
  • [26] Single DC source three-phase multilevel inverter using reduced number of switches
    Tsang, Kai-Ming
    Chan, Wai-Lok
    [J]. IET POWER ELECTRONICS, 2014, 7 (04) : 775 - 783
  • [27] Thirteen-Level Multilevel Inverter Structure Having Single DC Source and Reduced Device Count
    Goel, Richa
    Davis, Teenu Techela
    Dey, Anubrata
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2022, 58 (04) : 4932 - 4942
  • [28] Novel Multilevel Inverter with Reduced Number of Switches and Batteries
    Deepak, Rashmy
    Kasturi, Vishnu S.
    Sarkar, Lepakshi
    Manjunatha, Y. R.
    Lakshmikantha, B. R.
    [J]. 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS AND COMMUNICATIONS (CCUBE), 2013,
  • [29] Design and Development of N-Level Symmetrical Multilevel Inverter Topology with Reduced Switches
    Premkumar, K.
    Shyam, D.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (11)
  • [30] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
12345