AN AVS/H.264 DUAL MODE VIDEO DECODER TARGETED AT HIGH DEFINITION VIDEO APPLICATIONS

被引：0

作者：

Chien, Cheng-An ^{[1
]}

Yang, Yao-Chang ^{[1
]}

Yang, Feng-Ming ^{[1
]}

Chen, Jia-Wai ^{[1
]}

Chang, Hsiu-Cheng ^{[1
]}

Guo, Jiun-In ^{[1
]}

机构：

[1] Natl Chung Cheng Univ, Chiayi, Taiwan

来源：

2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2011年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes an AVS/H.264 dual mode video decoder targeted at high definition video applications. The proposed design is compatible to decode H.264-BP/MP/HP and AVS-JP bit-streams with optimization on both system and component levels. On system level, we simplify the control of H. 264 MBAFF coding, and reduce buffer size for storing prediction data. On component level, we improve the throughput in bit-stream decoding and integrate AVS/H.264 processing units together to reduce hardware cost. Through the optimization techniques, the proposed design can achieve real-time HD1080 (1920x1088@30Hz) decoding at 150MHz.

引用

下载

页码：285 / 288

页数：4

共 50 条

[31] Low-power H.264 video decoder with graceful degradation
Bourge, A
Jung, J
VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 372 - 383
[32] An efficient MV prediction VLSI architecture for H.264 video decoder
Yin, HaiBing
Zhang, DongPing
Wang, XiuMin
Xia, ZheLei
2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 423 - 428
[33] Network-on-Chip Based Architecture of H.264 Video Decoder
Luczak, Adam
Garstecki, Pawel
Stankiewicz, Olgierd
Stepniewska, Marta
ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 419 - 422
[34] Energy-aware feedback control for a H.264 video decoder
Durand, Sylvain
Alt, Anne-Marie
Simon, Daniel
Marchand, Nicolas
INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 2015, 46 (08) : 1432 - 1446
[35] An H.264 Video Decoder Based on a DM6437 DSP
Pescador, F.
Maturana, G.
Garrido, M. J.
Juarez, E.
Sanz, C.
2009 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2009, : 443 - 444
[36] H.264 Video Parallel Decoder on a 24-Core Processor
Zhu, Shikai
Yu, Zheng
Cui, Shile
Yu, Zhiyi
Zeng, Xiaoyang
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[37] VLSI implementation of H.264 video decoder for mobile multimedia application
Park, Seong Mo
Lee, Miyoung
Kim, Seungchul
Shin, Kyoung-Seon
Kim, Igkyun
Cho, Hanjin
Jung, Heebum
Lee, Dukdong
ETRI JOURNAL, 2006, 28 (04) : 525 - 528
[38] H.264 video decoder design: Beyond RTL design implementation
Kim, Youngsoo
Edmonson, William
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 107 - 112
[39] Optimum Decoder for an Additive Video Watermarking with Laplacian Noise in H.264
Zarmehi, Nematollah
Banagar, Morteza
Akhaee, Mohammad Ali
2013 10TH INTERNATIONAL ISC CONFERENCE ON INFORMATION SECURITY AND CRYPTOLOGY (ISCISC), 2013,
[40] VLSI implementation of CAVLC decoder for H.264/AVC video decoding
Chen, Guanghua
Wan, Fenfang
Ma, Shiwei
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 352 - +

← 1 2 3 4 5 →